Analyzing Packet Data Flow in Chiplet Based SoCs
By Honnappa Nagarahalli, Arm
CPU vendors have introduced chiplet based SoCs with several advantages. The chiplets within the SoCs are connected together with additional interconnects. These additional interconnects introduce additional latencies compared to monolithic SoCs. This session analyses the packet flow in a typical chiplet based SoC while using DPDK. It identifies the flows where the latencies are introduced. It will introduce solutions based on the features in Arm products implemented based on industry standards.
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Videos
- Paving the Road Ahead: RISC-V and Chiplet Technologies in Modern Automotive and Data Center Architectures
- Optimizing Data Movement in SoCs and Advanced Packages
- Charting Architectural Innovation in the Chiplet Era with OCP's Cliff Grossner
- China's Chiplet Revolution: A Game Changer in Semiconductor Industry
Latest Videos
- Advanced Packaging & Chiplet Design with Chipletz
- Integrated Photonics for the Next Generation of Glass Core Substrates
- Photonic Wire Bonding: Bridging the Gaps in Photonic Packaging
- Thermal Simulator for Advanced Packaging and Chiplet-Based Systems
- Cadence Chiplets Solutions: Helping you realize your chiplet ambitions