Alphawave and Keysight: UCIe Compliance Validation Journey from System Simulation to Silicon
By Letizia Giuliano, Alphawave Semi
Alphawave Semi talks about how it uses Keysight Chiplet PHY Designer to validate its IP and chips for UCIe compliance.
Related Chiplet
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
Related Videos
- Introduction to UCIe Tutorial: Electrical, Form Factor, and Compliance
- Building an Interoperable Chiplet Ecosystem through Golden Die Validation with Pre Silicon Correlation
- Keysight UCIe Chiplet PHY Designer Demo
- Keysight Expands Chiplet Interconnect Support with UCIe 2.0 & BoW
Latest Videos
- Zero trust in silicon: The new security imperative for chiplet-based 3D ICs
- Beyond the data pipe: Why connectivity IP is now the system-critical layer in every 3D IC
- An Automated Interconnect Modeling Framework for Rapid Cryptolet Design Space Exploration
- DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation
- The Evolution Of UCIe