Federated Chiplet Design and Simulation
Kevin Cameron, Consultant, Cirrus Logic
David Ratchkov, CTO, Palo Alto Electron
The success of an open chiplet ecosystem depends not only on physical interoperability but also on the ability to exchange design intent, constraints, interfaces, and integration requirements across organizational boundaries. As semiconductor systems become increasingly modular, efficient design exchange becomes critical for enabling collaboration among chiplet providers, integrators, EDA vendors, manufacturers, and end users. This session provides an update on Design Exchange activities within the Open Chiplet Economy and reviews progress toward standardized methods for describing chiplets, packages, interfaces, constraints, and integration metadata. The discussion will examine current challenges, ongoing industry collaboration, and opportunities to improve portability, automation, and interoperability across heterogeneous development flows. The session will focus on ecosystem enablement and practical adoption considerations for scalable chiplet integration.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- Optimizing Chiplet architectures of RISC-V clusters, GPU and DNN using System-Level IP
- Scale-out Chiplet Based Systems: Design, Architecture and Pathfinding
- DAC 2025: Cadence and Its Ambition to Jumpstart the Chiplet Marketplace
- Unpacking 3D IC microarchitecture: Challenges, solutions, and the future of chiplet design
Latest Videos
- Federated Chiplet Design and Simulation
- Custom HBM as a System: Co-designing the Base Die, Die to Die Power, and Package Thermals for AI Accelerators
- Bunch of Wires Flexi 1.0: a low-cost, low power D2D interface
- Physical AI Addressing the barriers to interoperable chiplets in automotive and robotics
- Letizia Giuliano, Qualcomm & Sophie Wang, Marvell | GSA Women's Leadership Initiative 2026