The chiplet universe is coming: What’s in it for you?
By Guillaume Boillet, Arteris
EDN (February 21, 2024)
There’s a lot of talk and excitement about chiplets these days, but there’s also a lot of confusion. What is available today? What should I expect in terms of interoperability? Is the promise of an emerging ecosystem real? More fundamentally, developers of high-end systems-on-chip (SoCs) need to consider a central question: “What’s in it for me?” The answer, unsurprisingly, varies depending on the type of application and the target market for these devices.
For the last few years, I have been closely monitoring the multi-die market, and I’ve been talking to a wide variety of players ranging from chip designers to chip manufacturers to end users of our system IP product offering. Although commentators and stakeholders accurately describe key benefits of chiplet technology, I’ve observed that these descriptions are rarely comprehensive and often lack structure.
As a result, I felt the need to identify common themes, reflect on their importance for future deployment and map them on the key industry verticals. This blog aims to summarize these insights in a diagram, with the hope that it is useful to you.
To read the full article, click here
Related Chiplet
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
Related Technical Papers
- The Revolution of Chiplet Technology in Automotive Electronics and Its Impact on the Supply Chain
- Chiplets Are The New Baseline for AI Inference Chips
- A physics-constrained and data-driven approach for thermal field inversion in chiplet-based packaging
- Why Chiplet-Based Architecture Is the Next Frontier in Semiconductors
Latest Technical Papers
- The Signal-Integrity Control Strategy of a TSV Array for a Chiplet-Based System
- ThermoDSE: A Thermal-Aware and Comprehensive Design Space Exploration for Chiplet-Based DNN Accelerators
- GPU-Accelerated Effective Resistance Analysis for 3D IC Power Delivery Network
- FAPlace: Joint Optimization of Chiplet Placement and Interposer Footprint for 2.5D Systems
- Chiplet-Escape: An Efficient Obstacle-Avoiding Escape Routing Method for Die-to-Die Interconnections in Chiplet-Based Designs