Material-Mechanistic Interplay in SiCN Wafer Bonding for 3D Integration
By Hayato Kitagawa 1, Ryosuke Sato 1, Sodai Ebiko 1, Atsushi Nagata 2, Chiwoo Ahn 3, Yeounsoo Kim 3, Jiho Kang 3, Akira Uedono 4, Fumihiro Inoue 5
1 Yokohama National University, Japan
2 Tokyo Electron Kyushu Limited, Japan
3 SK hynix Incorporation, Japan
4 University of Tsukuba, Japan
5 Yokohama National University, Japan

Abstract
Wafer bonding is a step in processing of state-of-the-art integration architectures in CMOS devices. Sufficiently high bonding strength and low distortion with high alignment accuracy are essential to realize these device structures. A challenge in realizing advanced architectures is reducing the thermal history associated with the bonding process. Although much research has been conducted on wafer bonding methods compatible with the latest semiconductor manufacturing processes, discussions on the interface mechanisms during low temperature annealing have been insufficient. In this study, plasma-activated bonding was carried out using SiCN, which is a major bonding dielectric material. The bonding strength and water remaining at the interface were subsequently evaluated. We found that a SiCN film achieved greater bonding strength after post bond annealing at a low temperature of 250 °C and completely consumed the interfacial water. Analyses of the surface and interface revealed the carbon bonding leads to great bonding interface by low-temperature annealing.
To read the full article, click here
Related Chiplet
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
Related Technical Papers
- Spiking Transformer Hardware Accelerators in 3D Integration
- STAMP-2.5D: Structural and Thermal Aware Methodology for Placement in 2.5D Integration
- Probing the Nanoscale Onset of Plasticity in Electroplated Copper for Hybrid Bonding Structures via Multimodal Atomic Force Microscopy
- Advances in waveguide to waveguide couplers for 3D integrated photonic packaging
Latest Technical Papers
- The Signal-Integrity Control Strategy of a TSV Array for a Chiplet-Based System
- ThermoDSE: A Thermal-Aware and Comprehensive Design Space Exploration for Chiplet-Based DNN Accelerators
- GPU-Accelerated Effective Resistance Analysis for 3D IC Power Delivery Network
- FAPlace: Joint Optimization of Chiplet Placement and Interposer Footprint for 2.5D Systems
- Chiplet-Escape: An Efficient Obstacle-Avoiding Escape Routing Method for Die-to-Die Interconnections in Chiplet-Based Designs