InterPUF: Distributed Authentication via Physically Unclonnable Functions and Multi-party Computation for Reconfigurable Interposers
By Ishraq Tashdid 1, Tasnuva Farheen 2, Sazadur Rahman 1
1 University of Central Florida, Orlando, FL, USA,
2 Louisiana State University, Baton Rouge, LA, USA

Abstract
Modern system-in-Packages (SiP) platforms are rapidly adopting reconfigurable interposers to enable plug-and-play chiplet integration across heterogeneous multi-vendor ecosystem. However, this flexibility introduces severe trust challenges, as traditional security countermeasures fail to scale or adapt in these decentralized, post-fabrication programmable environments. This paper presents INTERPUF, a compact, scalable authentication framework that transforms the interposer into a distributed root of trust. At its core, INTERPUF embeds a route based differential delay Physical Unclonable Function (PUF) across the reconfigurable interconnect and secures its evaluation using multi-party computation (MPC). The proposed architecture introduces only 0.23% area and 0.072% power overhead across diverse chiplets while preserving authentication latency within tens of nanoseconds. Simulation results using PyPUF confirm strong uniqueness, reliability, and modeling resistance, even under process, voltage, and temperature variations. By fusing hardware-based PUF primitives with cryptographic hashing and collaborative verification, INTERPUF enforces a minimal-trust model without relying on any centralized anchor.
Index Terms — Secure Heterogeneous Integration, Physically Unclonable Function.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Technical Papers
- Garblet: Multi-party Computation for Protecting Chiplet-based Systems
- Thermo-mechanical co-design of 2.5D flip-chip packages with silicon and glass interposers via finite element analysis and machine learning
- Occamy: A 432-Core 28.1 DP-GFLOP/s/W 83% FPU Utilization Dual-Chiplet, Dual-HBM2E RISC-V-based Accelerator for Stencil and Sparse Linear Algebra Computations with 8-to-64-bit Floating-Point Support in 12nm FinFET
- PICNIC: Silicon Photonic Interconnected Chiplets with Computational Network and In-memory Computing for LLM Inference Acceleration
Latest Technical Papers
- Scope: A Scalable Merged Pipeline Framework for Multi-Chip-Module NN Accelerators
- Scaling Routers with In-Package Optics and High-Bandwidth Memories
- TDPNavigator-Placer: Thermal- and Wirelength-Aware Chiplet Placement in 2.5D Systems Through Multi-Agent Reinforcement Learning
- Towards Scalable Multi-Chip Wireless Networks with Near-Field Time Reversal
- Hybrid surface pre-treatments for enhancing copper-to-copper direct bonding