Advanced Optical Integration Processes for Photonic-Integrated Circuit Packaging
By Keuntae Baek, Minhyeok Kim, Hak-Sung Kim, Jinho Ahn, Hongyun So
Hanyang University, Seoul, South Korea
Abstract
Photonic integrated chip packaging is a promising technology for integrating optical components into devices, enabling high-speed data transmission, wide bandwidth, low latency, and high energy efficiency. This technology is expected to overcome the limitations of traditional electronic component technologies. Particularly, recent advancements in high-performance semiconductors, quantum computing, and data centers demand high-speed data processing and transmission. In response to these demands, device packaging developments have focused on achieving compactness, high efficiency, and high performance. Photonic integrated chip packaging emerges as a promising approach to meet these demands. This review discusses the latest developments in photonic integrated chip packaging at the component, chip, and system levels. It also highlights the current issues and challenges of these technologies and provides future perspectives.
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Technical Papers
- Wafer Warpage of Silicon Interposer in Manufacturing Processes for High Density 2.5D Advanced Packaging: Causes, Measurement, Analysis and Optimization
- Material Needs and Measurement Challenges for Advanced Semiconductor Packaging: Understanding the Soft Side of Science
- Nanoelectromechanical Systems (NEMS) for Hardware Security in Advanced Packaging
- Thermal stability enhancement of low temperature Cu-Cu bonding using metal passivation technology for advanced electronic packaging
Latest Technical Papers
- APEX: an Adaptive Photonic-Electronic Chiplet Interconnection Architecture for DNN Inference
- Formal Foundations for Known Good Reliable Die Screening in Chiplet-Based AI Systems-on-Chip
- Optimization of Test-Access Architectures and Test Scheduling for 2.5D/3D Integration
- Learning to Place Chiplets: A Multi-Objective Reinforcement Learning Approach
- ThAME: 3D Memory-Enabled Heterogeneous Accelerator for LLM Mixture of Experts