Advanced Optical Integration Processes for Photonic-Integrated Circuit Packaging
By Keuntae Baek, Minhyeok Kim, Hak-Sung Kim, Jinho Ahn, Hongyun So
Hanyang University, Seoul, South Korea
Abstract
Photonic integrated chip packaging is a promising technology for integrating optical components into devices, enabling high-speed data transmission, wide bandwidth, low latency, and high energy efficiency. This technology is expected to overcome the limitations of traditional electronic component technologies. Particularly, recent advancements in high-performance semiconductors, quantum computing, and data centers demand high-speed data processing and transmission. In response to these demands, device packaging developments have focused on achieving compactness, high efficiency, and high performance. Photonic integrated chip packaging emerges as a promising approach to meet these demands. This review discusses the latest developments in photonic integrated chip packaging at the component, chip, and system levels. It also highlights the current issues and challenges of these technologies and provides future perspectives.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Technical Papers
- Wafer Warpage of Silicon Interposer in Manufacturing Processes for High Density 2.5D Advanced Packaging: Causes, Measurement, Analysis and Optimization
- Nanoelectromechanical Systems (NEMS) for Hardware Security in Advanced Packaging
- Thermal stability enhancement of low temperature Cu-Cu bonding using metal passivation technology for advanced electronic packaging
- Epoxy Composites Reinforced with Long Al₂O₃ Nanowires for Enhanced Thermal Management in Advanced Semiconductor Packaging
Latest Technical Papers
- Embodied Emissions of 2.5D and 3D Scaling in Chipletized GPUs for Low-Carbon AI
- Adaptive 3D Chiplet Architecture with Hybrid Wired–Wireless Interconnect for Energy-Efficient Heterogeneous Computing
- LLM-Augmented Bayesian Optimization with Adaptive Policies for Chiplet Design Space Exploration
- Divide and conquer: Scalable performance and energy in MCM GPUs
- A Composable AI-Accelerated Iterative Solver for 3D-IC Thermal Modeling