Advanced Optical Integration Processes for Photonic-Integrated Circuit Packaging
By Keuntae Baek, Minhyeok Kim, Hak-Sung Kim, Jinho Ahn, Hongyun So
Hanyang University, Seoul, South Korea
Abstract
Photonic integrated chip packaging is a promising technology for integrating optical components into devices, enabling high-speed data transmission, wide bandwidth, low latency, and high energy efficiency. This technology is expected to overcome the limitations of traditional electronic component technologies. Particularly, recent advancements in high-performance semiconductors, quantum computing, and data centers demand high-speed data processing and transmission. In response to these demands, device packaging developments have focused on achieving compactness, high efficiency, and high performance. Photonic integrated chip packaging emerges as a promising approach to meet these demands. This review discusses the latest developments in photonic integrated chip packaging at the component, chip, and system levels. It also highlights the current issues and challenges of these technologies and provides future perspectives.
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Technical Papers
- Wafer Warpage of Silicon Interposer in Manufacturing Processes for High Density 2.5D Advanced Packaging: Causes, Measurement, Analysis and Optimization
- Ammonia Plasma Surface Treatment for Enhanced Cu–Cu Bonding Reliability for Advanced Packaging Interconnection
- Material Needs and Measurement Challenges for Advanced Semiconductor Packaging: Understanding the Soft Side of Science
- Nanoelectromechanical Systems (NEMS) for Hardware Security in Advanced Packaging
Latest Technical Papers
- Modeling, Optimizing and Exploring Multi-Die FPGA Routing Architectures
- A 32 Gb/s 0.41 pJ/bit Single-Ended Transmitter with TX-Based-Only Adaptive Crosstalk Cancellation for Ultra-Short-Reach Wireline Applications
- Transient Multiscale Workflow for Thermal Analysis of 3DHI Chip Stack
- Dispersion-Engineered Terahertz Silicon Interconnects Enabling Terabit-Scale Data Links
- Design-Oriented Modeling of TSV Substrate Noise Coupling to Ring VCOs