Material Needs and Measurement Challenges for Advanced Semiconductor Packaging: Understanding the Soft Side of Science
By Ran Tao 1,2, Polette Centellas 1, Stian Romberg 1, Anthony Kotula 1, Gale Holmes 1, Amanda Forster 1,
Christopher Soles 1, Robert Allen 3, Edvin Cetegen 4, William Chen 5, Jeffrey Gotro 6, and Mark Poliksc 7
1 National Institute of Standards and Technology, Gaithersburg
2 North Carolina State University, Raleigh
3 National Renewable Energy Laboratory, Golden
4 Intel Corporation, Chandler
5 Advanced Semiconductor Engineering, Inc., Sunnyvale
6 Innocentrix, LLC, Rancho Santa Margarita
7 Binghamton University, Binghamton
Abstract
This Perspective builds upon insights from the National Institute of Standards and Technology (NIST) organized workshop, “Materials and Metrology Needs for Advanced Semiconductor Packaging Strategies,” held at the 35th annual Electronics Packaging Symposium in Binghamton, NY, on September 5, 2024. It outlines critical challenges and opportunities related to polymer-based “soft” materials in advanced semiconductor packaging, with emphasis on polymer science, measurement science (metrology), and the strategic development of Research-Grade Test Materials (RGTMs). These efforts, led by the NIST CHIPS team, aim to advance the fundamental understanding of structure–property–processing relationships, promote standardized guidelines and innovative methods for material characterization, and accelerate the development, qualification, and adoption of next-generation packaging materials. The Perspective also distills key insights from the panel discussion with industry experts, emphasizing the need for close collaboration among materials scientists, process engineers, and metrology experts to enable a holistic strategy, further highlighting the importance of cross-sector partnerships among industry, academia, and government to address pressing challenges in packaging materials and processes. Index
Terms— Advanced semiconductor packaging, cure kinetics, heterogeneous integration (HI), metrology, moisture
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Technical Papers
- High-Bandwidth Chiplet Interconnects for Advanced Packaging Technologies in AI/ML Applications: Challenges and Solutions
- Advanced Packaging and Chiplets Can Be for Everyone
- Workflows for tackling heterogeneous integration of chiplets for 2.5D/3D semiconductor packaging
- Intel Delivers Cutting-Edge Process Technologies to the Data Center with Intel 18A and Advanced Chiplet Packaging
Latest Technical Papers
- Advances in waveguide to waveguide couplers for 3D integrated photonic packaging
- Lifecycle Cost-Effectiveness Modeling for Redundancy-Enhanced Multi-Chiplet Architectures
- DISTIL: A Distributed Spiking Neural Network Accelerator on 2.5D Chiplet Systems
- Multi-Partner Project: COIN-3D -- Collaborative Innovation in 3D VLSI Reliability
- EOTPR Fine Pitch Probing for Die-to-Die Interconnect Failure Analysis