Podcast: How Achronix is Enabling Multi-Die Design and a Chiplet Ecosystem with Nick Ilyadis
Dan is joined by Nick Ilyadis, vice president of product planning at Achronix. Prior to Achronix, Nick was vice president of portfolio and technology strategy at Marvell Semiconductor and vice president and group CTO at Broadcom. Nick has also held many engineering roles during his career, starting as a chip designer and moving up through management to lead both device and product engineering teams. Nick is passionate about technology and a prolific inventor with 75 issued patents across all aspects of wired and wireless communications.
Nick describes how Achronix FPGA technology is enabling new types of designs with a focus on AI enablement. The strategies used to develop multi-die, chiplet-based designs and the various ways Achronix is making new design approaches a reality through technology development and partnerships are also discussed.
To read the full article, click here
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related Blogs
- Synopsys and Alchip Accelerate IO & Memory Chiplet Design for Multi-Die Systems
- Jumpstarting the Automotive Chiplet Ecosystem
- Chiplet ecosystems enable multi-vendor designs
- Integrated Design Ecosystem™ for Chiplets and Heterogeneous Integration in Advanced Packaging Technology
Latest Blogs
- Cadence Recognized for Accelerating AI and 3D-IC Applications by Samsung Foundry
- Embracing the Chiplet Journey: The Shift to Chiplet-Based Architectures
- Synopsys Aims to Reduce Silicon Design Cycles by up to a Year in Collaboration with Arm
- 3 Key Takeaways from Chiplet Summit 2025
- Synopsys Bold Prediction: 50% of New HPC Chip Designs Will Be Multi-Die in 2025