Synopsys and Alchip Accelerate IO & Memory Chiplet Design for Multi-Die Systems
February 15, 2024
Multi-die system design is clearly gaining momentum. Part of this momentum focuses on chiplets and a chiplet ecosystem. A “building block” approach for design will work better if there is a way to get verified, quality building blocks in the form of chiplets. The recent Chiplet Summit became an epicenter for this topic. The conference grew about 2X from last year’s event. Chiplets are a hot topic. IO and memory chiplets are foundational elements for any system and a presentation on this topic by two companies making significant investments in this area caught my eye. Read on to see how Synopsys and Alchip accelerate IO & memory chiplet design for multi-die systems.
Who Presented ?
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Blogs
- Intel® Shows OCI Optical I/O Chiplet Co-packaged with CPU at OFC2024, Targeting Explosive AI Scaling
- Synopsys and Alchip Collaborate to Streamline the Path to Multi-die Success with Soft Chiplets
- Alphawave Semi Tapes Out Industry-First, Multi-Protocol I/O Connectivity Chiplet for HPC and AI Infrastructure
- UMI: Extending Chiplet Interconnect Standards To Deal With The Memory Wall
Latest Blogs
- Multi-Die, Multiphysics, and the New Rules of Chip Design
- Intel’s U.S. Advanced Packaging Enables Next-Generation AI Semiconductors
- Imagination & Chiplets: Scaling System Design Beyond the Monolithic SoC
- Making chiplets work for AI requires more than connectivity
- When EMC Shielding Must Bend With the Package