Enhancing Test Efficiency through Automated ATPG-Aware Lightweight Scan Instrumentation

By Sudipta Paria, Md Rezoan Ferdous, Aritra Dasgupta, Atri Chatterjee and Swarup Bhunia
Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA

Abstract

Scan-based Design-for-Testability (DFT) measures are prevalent in modern digital integrated circuits to achieve high test quality at low hardware cost. With the advent of 3D heterogeneous integration and chiplet-based systems, the role of scan is becoming ever more important due to its ability to make internal design nodes controllable and observable in a systematic and scalable manner. However, the effectiveness of scan-based DFT suffers from poor testability of internal nodes for complex circuits at deep logic levels. Existing solutions to address this problem primarily rely on Test Point Insertion (TPI) in the nodes with poor controllability or observability. However, TPI-based solutions, while an integral part of commercial practice, come at a high design and hardware cost. To address this issue, in this paper, we present LITE, a novel ATPG-aware lightweight scan instrumentation approach that utilizes the functional flip-flops in a scan chain to make multiple internal nodes observable and controllable in a low-cost, scalable manner. We provide both circuit-level design as well as an algorithmic approach for automating the insertion of LITE for design modifications. We show that LITE significantly improves the testability in terms of the number of patterns and test coverage for ATPG and random pattern testability, respectively, while incurring considerably lower overhead than TPI-based solutions.

Index Terms—Design-for-Testability (DFT), Scan Instrumentation, Testability, Observability, Controllability, Test Points, Fault Coverage, Automated Test Pattern Generation (ATPG).

To read the full article, click here