Advanced Optical Integration Processes for Photonic-Integrated Circuit Packaging
By Keuntae Baek, Minhyeok Kim, Hak-Sung Kim, Jinho Ahn, Hongyun So
Hanyang University, Seoul, South Korea
Abstract
Photonic integrated chip packaging is a promising technology for integrating optical components into devices, enabling high-speed data transmission, wide bandwidth, low latency, and high energy efficiency. This technology is expected to overcome the limitations of traditional electronic component technologies. Particularly, recent advancements in high-performance semiconductors, quantum computing, and data centers demand high-speed data processing and transmission. In response to these demands, device packaging developments have focused on achieving compactness, high efficiency, and high performance. Photonic integrated chip packaging emerges as a promising approach to meet these demands. This review discusses the latest developments in photonic integrated chip packaging at the component, chip, and system levels. It also highlights the current issues and challenges of these technologies and provides future perspectives.
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Technical Papers
- Workflows for tackling heterogeneous integration of chiplets for 2.5D/3D semiconductor packaging
- High-Bandwidth Chiplet Interconnects for Advanced Packaging Technologies in AI/ML Applications: Challenges and Solutions
- Advanced Packaging and Chiplets Can Be for Everyone
- Ammonia Plasma Surface Treatment for Enhanced Cu–Cu Bonding Reliability for Advanced Packaging Interconnection
Latest Technical Papers
- MAHL: Multi-Agent LLM-Guided Hierarchical Chiplet Design with Adaptive Debugging
- ATSim: A Fast and Accurate Simulation Framework for 2.5D/3D Chiplet Thermal Design Optimization
- Chiplet-Based Architectures: Redefining the Future of System-on-Chip (SoC) Design
- AuthenTree: A Scalable MPC-Based Distributed Trust Architecture for Chiplet-based Heterogeneous Systems
- THERMOS: Thermally-Aware Multi-Objective Scheduling of AI Workloads on Heterogeneous Multi-Chiplet PIM Architectures