The Chiplet Problem No One Talks About
By Nandan Nayampally, Baya Systems
Baya Systems is building chiplet interconnect IP for the next generation of intelligent compute platforms. From multi-chip AI accelerators to scalable disaggregated SoCs, they’re solving the problem of data movement — the real bottleneck in AI.
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- Mick Posner talks about the importance of UCIe
- Pat Gelsinger on the Universal Chiplet Interconnect Express (UCIe)
- Paving the Road Ahead: RISC-V and Chiplet Technologies in Modern Automotive and Data Center Architectures
- Unleashing Chiplet potential with BoW - "The Knot That Ties Chiplets Together"
Latest Videos
- Introducing the UCIe™ 3.0 Specification: Continued Innovations in the Open Chiplet Ecosystem
- From 2.5D to true 3D IC: What's driving the next wave of integration
- Packaging the Future of Semiconductors: Lim Choon Khoon on Chiplets, HBM, and Beyond
- Accelerate 3D IC designs with Innovator3D IC
- On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach