Standards for Chiplet Design with 3DIC Packaging - Part 2
The goal of the workshop is to identify standards that, if developed, can simplify chiplet/3DIC design from specification and tapeout to chip packaging. We envision that interoperable formats will streamline handoffs between design, verification, assembly and packaging tools. Standardized workflows will also facilitate collaboration across organizational boundaries.
Speakers
- OCP (ADK/MDK) - James Wong, OCP CDX Co-Lead
- Intel - Lalitha Immaneni, VP, Architecture, Design and Technology Advanced Packaging
- Anemoi Software - David Ratchkov, CEO and Founder, OCP CDX Co-Lead
- Synopsys - Aparna Tarde, Technical Marketing Manager
- ARM - Dominic Brown, Senior Prinicipal Engineer
- Fermilab - Farah Fahim, Division Director, Microelectronics
- Microchip - Anu Ramamurthy, Associate Fellow, Design
- UCLA - Puneet Gupta, Professor, Electrical and Computer Engineering
- Alphawave Semi - Sue Hung Fung, Product Marketing Manager
- Si2 - Marc Rose, Executive Technical Assistant
- Blue Cheetah - Elad Alon, CEO and Co-founder
- OCP - James Wong, OCP CDX Co-Lead
Related Videos
- Standards for Chiplet Design with 3DIC Packaging (Part 1)
- Synopsys Keynote at Chiplet Summit 2025: Accelerating AI Chip Development with 3D Multi-Die Designs
- Blue Cheetah BlueLynx for Heterogeneous Integration: 16 Gbps Chiplet Interconnect IP for UCIe & BoW
- Driving AI Innovation with Chiplet Standards
Latest Videos
- Revolutionizing SoC Design: The Shift to Chiplet-Based Architectures
- Embedded World, Nuremberg: Arm’s Suraj Gajendra on AI, Chiplets, and the Future of Automotive Compute
- Keysight Expands Chiplet Interconnect Support with UCIe 2.0 & BoW
- Revolutionizing AI & Chiplets: Baya Systems CEO on $36M Series B, UALink, Future of Data Movement
- Machine Learning Applications in EDA for Chiplet Reliability