OCE Transaction and Link Layer Specification 1.2 Update
By Helia Naemi, Astera Labs and Brian Murray, Verisilicon
OCE Transaction and Link Layer Specification 1.2
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- Introducing the UCIe 2.0 Specification Supporting 3D Packaging and Manageability System Architecture
- The UCIe™ 1.1 Specification: Future Applications of Chiplets
- Paving the Road Ahead: RISC-V and Chiplet Technologies in Modern Automotive and Data Center Architectures
- Thermal Comparison between Monolithic and Chiplet ASIC Design