Design and Assembly of an Automotive-Grade Chiplet-Based Multiple Systems-on-Chip
By Francois Piednoel, Athos Silicon
The presentation introduces a unified compute architecture for safety-critical systems in robotics, automotive, and avionics, forming the foundation for the next generation of safe autonomy. Francois Piednoel, Chief mSoC™ Architect, explains how the mSoC™ integrates power management, scheduling, and hardware voting into a single control framework. The system dynamically manages power across redundant cores, ensures safe and deterministic real-time task scheduling, and uses hardware voting to maintain trust in outputs even during hardware faults. This approach eliminates single points of failure and simplifies the path to ASIL-D and aerospace-grade certification.
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Videos
- Revolutionizing System Design: Impact of Chiplets and Heterogeneous Integration on AI Server
- Optimizing Chiplet architectures of RISC-V clusters, GPU and DNN using System-Level IP
- Unpacking 3D IC microarchitecture: Challenges, solutions, and the future of chiplet design
- The hidden heat challenge of 3D IC: and what designers need to know
Latest Videos
- 2026 Predictions from Alpahwave Semi, now part of Qualcomm
- Arm Viewpoints: Chiplets explained – the technology and economics behind the next wave of silicon innovation
- The State of Multi-Die: Insights and Customer Requirements
- Coding approaches for increasing reliability and energy efficiency of 3D technologies
- AI-Driven Thermal Prediction for Enhanced Reliability in 3D HBM Chiplets