Design and Assembly of an Automotive-Grade Chiplet-Based Multiple Systems-on-Chip
By Francois Piednoel, Athos Silicon
The presentation introduces a unified compute architecture for safety-critical systems in robotics, automotive, and avionics, forming the foundation for the next generation of safe autonomy. Francois Piednoel, Chief mSoC™ Architect, explains how the mSoC™ integrates power management, scheduling, and hardware voting into a single control framework. The system dynamically manages power across redundant cores, ensures safe and deterministic real-time task scheduling, and uses hardware voting to maintain trust in outputs even during hardware faults. This approach eliminates single points of failure and simplifies the path to ASIL-D and aerospace-grade certification.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- Revolutionizing System Design: Impact of Chiplets and Heterogeneous Integration on AI Server
- Optimizing Chiplet architectures of RISC-V clusters, GPU and DNN using System-Level IP
- Unpacking 3D IC microarchitecture: Challenges, solutions, and the future of chiplet design
- CURIE: A Cycle-Accurate and Synthesizable UCIe Interface for the Agile Design and Co-Simulation of Chiplets
Latest Videos
- Scaling up AI Compute, Memory and Connectivity
- CURIE: A Cycle-Accurate and Synthesizable UCIe Interface for the Agile Design and Co-Simulation of Chiplets
- Federated Chiplet Design and Simulation
- Custom HBM as a System: Co-designing the Base Die, Die to Die Power, and Package Thermals for AI Accelerators
- Bunch of Wires Flexi 1.0: a low-cost, low power D2D interface