Tools for Testing Chiplet-based Designs
Chiplet technology provides a way of mixing different chip technologies into one solution but it can be a challenge to test these systems. Randy White, Memory Solutions Program Manager at Keysight, talks about one of Keysight’s configurations for testing chiplets. The example includes Keysight’s M800 series bit error ratio testers (BERT) and a UXR0334B Infiniium UXR-Series digital oscilloscope.
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Videos
- Flexible eFPGA Based Demonstration Platform for Die-to-Die Interface Testing
- Accelerating Software Development for High Performance Chiplet-based Compute Using Virtual Prototype
- Thermal Simulator for Advanced Packaging and Chiplet-Based Systems
- Zero trust in silicon: The new security imperative for chiplet-based 3D ICs
Latest Videos
- A Physics-Informed Neural Network Surrogate for Runtime PDN and Dynamic Droop Prediction in 2.5-D Chiplet Integration
- A Chiplet Interface Model for System-Level PPA Exploration
- Zero trust in silicon: The new security imperative for chiplet-based 3D ICs
- Beyond the data pipe: Why connectivity IP is now the system-critical layer in every 3D IC
- An Automated Interconnect Modeling Framework for Rapid Cryptolet Design Space Exploration