Tools for Testing Chiplet-based Designs
Chiplet technology provides a way of mixing different chip technologies into one solution but it can be a challenge to test these systems. Randy White, Memory Solutions Program Manager at Keysight, talks about one of Keysight’s configurations for testing chiplets. The example includes Keysight’s M800 series bit error ratio testers (BERT) and a UXR0334B Infiniium UXR-Series digital oscilloscope.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- Flexible eFPGA Based Demonstration Platform for Die-to-Die Interface Testing
- Accelerating Software Development for High Performance Chiplet-based Compute Using Virtual Prototype
- Thermal Simulator for Advanced Packaging and Chiplet-Based Systems
- Zero trust in silicon: The new security imperative for chiplet-based 3D ICs
Latest Videos
- Securing the Open Chiplet Ecosystem Defining a Common Security Architecture for FCSA
- Security of Multi chip ICs & Security Chiplets with Caliptra Building a Hardware Root of Trust
- System level standards for Multi vendor chiplet interoperability
- Die to Die Solutions for Optical Chiplets
- Building Interoperable AI Systems with Chiplets Arm Neoverse and Cadence in an Open Ecosystem