Tools for Testing Chiplet-based Designs
Chiplet technology provides a way of mixing different chip technologies into one solution but it can be a challenge to test these systems. Randy White, Memory Solutions Program Manager at Keysight, talks about one of Keysight’s configurations for testing chiplets. The example includes Keysight’s M800 series bit error ratio testers (BERT) and a UXR0334B Infiniium UXR-Series digital oscilloscope.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- Flexible eFPGA Based Demonstration Platform for Die-to-Die Interface Testing
- Accelerating Software Development for High Performance Chiplet-based Compute Using Virtual Prototype
- Thermal Simulator for Advanced Packaging and Chiplet-Based Systems
- Zero trust in silicon: The new security imperative for chiplet-based 3D ICs
Latest Videos
- The European Chip Ecosystem
- Scaling up AI Compute, Memory and Connectivity
- CURIE: A Cycle-Accurate and Synthesizable UCIe Interface for the Agile Design and Co-Simulation of Chiplets
- Federated Chiplet Design and Simulation
- Custom HBM as a System: Co-designing the Base Die, Die to Die Power, and Package Thermals for AI Accelerators