Sam Naffziger on Modular Design
Sam Naffziger, AMD SVP and Corporate Fellow, and Mark Papermaster, AMD CTO talk about chiplets. How you break up semiconductors into components that you can put together in novel ways and defy the slowing of Moore’s Law.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- How AMD is re-thinking Chiplet Design
- Splitting the Die A Modular Approach to Chiplet Design and Verification
- Cadence & Samsung: Chiplet Ecosystem Innovation for Edge AI | CadenceLive 2026
- Thermal Comparison between Monolithic and Chiplet ASIC Design
Latest Videos
- The European Chip Ecosystem
- Scaling up AI Compute, Memory and Connectivity
- CURIE: A Cycle-Accurate and Synthesizable UCIe Interface for the Agile Design and Co-Simulation of Chiplets
- Federated Chiplet Design and Simulation
- Custom HBM as a System: Co-designing the Base Die, Die to Die Power, and Package Thermals for AI Accelerators