Sam Naffziger on Modular Design
Sam Naffziger, AMD SVP and Corporate Fellow, and Mark Papermaster, AMD CTO talk about chiplets. How you break up semiconductors into components that you can put together in novel ways and defy the slowing of Moore’s Law.
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Videos
- How AMD is re-thinking Chiplet Design
- Splitting the Die A Modular Approach to Chiplet Design and Verification
- Cadence & Samsung: Chiplet Ecosystem Innovation for Edge AI | CadenceLive 2026
- Thermal Comparison between Monolithic and Chiplet ASIC Design
Latest Videos
- 2026 DRAM and Advanced Packaging Master Class
- Chiplets, RISC-V, and Europe's AI Silicon Ambition
- Driving the Future of Automotive Compute with UCIe
- A Physics-Informed Neural Network Surrogate for Runtime PDN and Dynamic Droop Prediction in 2.5-D Chiplet Integration
- A Chiplet Interface Model for System-Level PPA Exploration