How AMD is re-thinking Chiplet Design
Strix Halo Chip Deep-dive with a focus on AMD's next-gen die-to-die fan-out interconnect. How AMD is re-imagining Chiplet Design with ZEN 6.
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Videos
- Rethinking chip(let) design for next generation ADAS applications
- From Internal Designs to Open Chiplet Economy: Discussion on How to Create Open, Democratized Access to Chiplet Technology
- How Chiplets will Revolutionize the Electronic Design World
- Paving the way for the Chiplet Ecosystem
Latest Videos
- Accelerating Chiplet SoC Development with Standards-Based Frameworks and Automated Design Flows
- Qualcomm's Tony Pialis on Dragonfly and the Data Movement Wall
- From silos to system: Sujit Sharan on the cultural and technical shift 3D IC demands
- Advancing 3DIC Technologies to Propel AI Innovations
- Building Real Confidence in Chiplet Stacks with Evelyn Landman of proteanTecs