OCE Transaction and Link Layer Specification 1.2 Update
By Helia Naemi, Astera Labs and Brian Murray, Verisilicon
OCE Transaction and Link Layer Specification 1.2
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- Advancing Chiplet Flexibility Updates in 2.0 OCE Transaction and Link Layer Specification
- Advancing Chiplet Flexibility: Updates in 2.0 OCE Transaction and Link Layer Specification
- Introducing the UCIe 2.0 Specification Supporting 3D Packaging and Manageability System Architecture
- What's New in UALink? Technical Deep Dive into the Latest UALink Specifications
Latest Videos
- The European Chip Ecosystem
- Scaling up AI Compute, Memory and Connectivity
- CURIE: A Cycle-Accurate and Synthesizable UCIe Interface for the Agile Design and Co-Simulation of Chiplets
- Federated Chiplet Design and Simulation
- Custom HBM as a System: Co-designing the Base Die, Die to Die Power, and Package Thermals for AI Accelerators