OCE Transaction and Link Layer Specification 1.2 Update
By Helia Naemi, Astera Labs and Brian Murray, Verisilicon
OCE Transaction and Link Layer Specification 1.2
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Videos
- Introducing the UCIe 2.0 Specification Supporting 3D Packaging and Manageability System Architecture
- The UCIe™ 1.1 Specification: Future Applications of Chiplets
- Paving the Road Ahead: RISC-V and Chiplet Technologies in Modern Automotive and Data Center Architectures
- Thermal Comparison between Monolithic and Chiplet ASIC Design
Latest Videos
- 2026 DRAM and Advanced Packaging Master Class
- Chiplets, RISC-V, and Europe's AI Silicon Ambition
- Driving the Future of Automotive Compute with UCIe
- A Physics-Informed Neural Network Surrogate for Runtime PDN and Dynamic Droop Prediction in 2.5-D Chiplet Integration
- A Chiplet Interface Model for System-Level PPA Exploration