Monolithic 3D: Stacking Without Chiplets
By Dr. Ian Cutress, TechTechPotato
Chiplets aren't the only way forward in chip design. This deep dive explores an alternative that starts with layered logic — distributing circuits across tiers from the outset, not just stacking components after the fact. It begins in FPGAs at Georgia Tech, but the implications reach far beyond.
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Videos
- 3D Integration is Redefining the Semiconductor Landscape: MonolithIC 3D's Zvi Or-Bach
- AI-Driven Thermal Prediction for Enhanced Reliability in 3D HBM Chiplets
- The UCIe™ 1.1 Specification: Future Applications of Chiplets
- Thermal Comparison between Monolithic and Chiplet ASIC Design
Latest Videos
- Inside the AI Bottleneck: Data Movement, Chiplets, and System Scaling
- On-Package Chiplet Innovations with UCIe
- Advanced Semiconductor Packaging Explained: Hybrid Bonding, Chiplets & Manufacturing Innovation
- The Chiplet Market Today and Where It's Headed
- Advanced Packaging & Chiplet Design with Chipletz