Monolithic 3D: Stacking Without Chiplets
By Dr. Ian Cutress, TechTechPotato
Chiplets aren't the only way forward in chip design. This deep dive explores an alternative that starts with layered logic — distributing circuits across tiers from the outset, not just stacking components after the fact. It begins in FPGAs at Georgia Tech, but the implications reach far beyond.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- 3D Integration is Redefining the Semiconductor Landscape: MonolithIC 3D's Zvi Or-Bach
- AI-Driven Thermal Prediction for Enhanced Reliability in 3D HBM Chiplets
- How to accelerate innovation in IC technology with chiplets and 3D ICs
- The UCIe™ 1.1 Specification: Future Applications of Chiplets
Latest Videos
- Agile Silicon Will Open Chiplet Architectures Keep Pace with Fast-Evolving AI Dataflows
- One Abstraction, Many Transports: Push-Mode Communication from Chiplet to Rack
- Advancing Chiplet Flexibility Updates in 2.0 OCE Transaction and Link Layer Specification
- GTC '26 - Berlin | Long-running, multi-tool Fuse Agents for 3D IC workflows
- Securing the Open Chiplet Ecosystem Defining a Common Security Architecture for FCSA