Monolithic 3D: Stacking Without Chiplets
By Dr. Ian Cutress, TechTechPotato
Chiplets aren't the only way forward in chip design. This deep dive explores an alternative that starts with layered logic — distributing circuits across tiers from the outset, not just stacking components after the fact. It begins in FPGAs at Georgia Tech, but the implications reach far beyond.
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Videos
- 3D Integration is Redefining the Semiconductor Landscape: MonolithIC 3D's Zvi Or-Bach
- AI-Driven Thermal Prediction for Enhanced Reliability in 3D HBM Chiplets
- How to accelerate innovation in IC technology with chiplets and 3D ICs
- The UCIe™ 1.1 Specification: Future Applications of Chiplets
Latest Videos
- Accelerating Chiplet SoC Development with Standards-Based Frameworks and Automated Design Flows
- Qualcomm's Tony Pialis on Dragonfly and the Data Movement Wall
- From silos to system: Sujit Sharan on the cultural and technical shift 3D IC demands
- Advancing 3DIC Technologies to Propel AI Innovations
- Building Real Confidence in Chiplet Stacks with Evelyn Landman of proteanTecs