Heterogeneous 2.5/3D Chip Design Requires Integrated Tools
The latest high performance chips often employ 2.5D and 3D chip technologies like chiplets to deliver their functionality within the required cost, power and performance requirements. Companies are moving from system-based optimization to design-based optimization as system design and packaging become more complex.
Kevin Rinebold, Account Technology Manager for Advanced Packaging at Siemens EDA talked about the changes in the industry and Siemens’ tools that address this space and the Siemens “cockpit.”
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Videos
- Data Routing In Heterogeneous Chip Designs
- Tools for Testing Chiplet-based Designs
- Chiplets – The next generation chip design trend beyond Moore’s Law
- Blue Cheetah BlueLynx for Heterogeneous Integration: 16 Gbps Chiplet Interconnect IP for UCIe & BoW
Latest Videos
- Standardizing System-Level Interoperability for Multi-Vendor Chiplets
- Towards wafer-scale optical interconnect relying on Silicon Photonics and advanced 3D assembly
- Pre-Silicon Chiplet Verification for Datacenters
- Chiplets Modularity for AI and HPC
- Athos Silicon mSoC™ | A New Compute Architecture for Physical AI