Heterogeneous 2.5/3D Chip Design Requires Integrated Tools
The latest high performance chips often employ 2.5D and 3D chip technologies like chiplets to deliver their functionality within the required cost, power and performance requirements. Companies are moving from system-based optimization to design-based optimization as system design and packaging become more complex.
Kevin Rinebold, Account Technology Manager for Advanced Packaging at Siemens EDA talked about the changes in the industry and Siemens’ tools that address this space and the Siemens “cockpit.”
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Videos
- Data Routing In Heterogeneous Chip Designs
- Tools for Testing Chiplet-based Designs
- Chiplets – The next generation chip design trend beyond Moore’s Law
- Blue Cheetah BlueLynx for Heterogeneous Integration: 16 Gbps Chiplet Interconnect IP for UCIe & BoW
Latest Videos
- From chips to silicon destiny: The next wave of 3D IC
- How Chiplets are Helping to Democratize Semiconductor Design with Mohit Gupta, CEO of TYLsemi
- The Future of 3D Heterogeneous Integration (3DHI)
- Stop Guessing on Multi-Die PG Planning: Let AI Find the IR-Drop Sweet Spot
- Arm's Dong Wei on Why Firmware Will Define the Chiplet Ecosystem