DAC 2025: Arteris CMO Michal Siwinski Debunks Chiplet Misunderstandings
In this video, EE Times spoke to Michal Siwinski, CMO of Arteris, on the company’s announcements at DAC 2025 to address the need for IP reuse and chiplets. We then talked more broadly about some of the misunderstandings about chiplets, especially being that they’ve been a part of the design process for some years already. He urged the industry not to get stuck in things that are hard to do or are some way in the future, adding, “Don’t wait for a panacea,” referring to the fact that there are already tools to do chiplets today.
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Videos
- DAC 2025: Cadence and Its Ambition to Jumpstart the Chiplet Marketplace
- Synopsys Keynote at Chiplet Summit 2025: Accelerating AI Chip Development with 3D Multi-Die Designs
- Baya Systems AI-optimized chiplet interconnects at Embedded World 2025 WeaverPro, WeaveIP RISC-V HPC
- Imec Automotive Chiplet Forum 2025: Interview with imec's Bart Plackle
Latest Videos
- From Transistors to AI: The Chiplet Revolution with Ramune Nagisetty
- Scaling AI with Chiplets & CPO
- Open Interconnect Innovations: A Deep Dive into the UALink Chiplet Specification Tutorial
- From chips to silicon destiny: The next wave of 3D IC
- How Chiplets are Helping to Democratize Semiconductor Design with Mohit Gupta, CEO of TYLsemi