Baya Systems AI-optimized chiplet interconnects at Embedded World 2025 WeaverPro, WeaveIP RISC-V HPC
At Embedded World 2025, Baya Systems showcased its approach to solving one of the biggest challenges in high-performance computing—efficient data movement. Nandan Nayampally, the company's Chief Commercial Officer, explained how Baya is addressing bottlenecks in intelligent compute acceleration by focusing on network infrastructure within chips. While traditional computing advancements have focused primarily on processing power, the real limitation today lies in how quickly data can move across different components. The company’s approach leverages chiplet-based architectures instead of monolithic system-on-chip (SoC) designs, creating modular, scalable systems that enhance data flow and computational efficiency.
Related Chiplet
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
Related Videos
- The Evolution of Chiplet Interconnects
- The Chiplet Problem No One Talks About
- Paving the way for the Chiplet Ecosystem
- Balaji Baktha, Paving the Road Ahead RISC V and Chiplet Technologies in Modern Automotive & More
Latest Videos
- Zero trust in silicon: The new security imperative for chiplet-based 3D ICs
- Beyond the data pipe: Why connectivity IP is now the system-critical layer in every 3D IC
- An Automated Interconnect Modeling Framework for Rapid Cryptolet Design Space Exploration
- DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation
- The Evolution Of UCIe