Compression Enabled MRAM Memory Chiplet Subsystems for LLM Inference Accelerators
By Andy Green (Numen) and Nilesh Shah (Zeropoint Technologies)
This session unveils an AI-specific chiplet alternative to GPU-based inference that can deliver HBM-like bandwidth at 30-50% lower power.
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Videos
- Chiplet Quilting for the Age of Inference
- Chiplet Architecture for Next Gen Infrastructure
- Paving the way for the Chiplet Ecosystem
- Standards for Chiplet Design with 3DIC Packaging (Part 1)
Latest Videos
- What's New in UALink? Technical Deep Dive into the Latest UALink Specifications
- 2026 DRAM and Advanced Packaging Master Class
- Chiplets, RISC-V, and Europe's AI Silicon Ambition
- Driving the Future of Automotive Compute with UCIe
- A Physics-Informed Neural Network Surrogate for Runtime PDN and Dynamic Droop Prediction in 2.5-D Chiplet Integration