Chiplets for Neuromorphic Computing
By Johannes Schemmel, Heidelberg University
Event-based neuromorphic computing is a promising technology for energy-efficient bio-inspired AI. It also enables continuous learning based on local learning algorithms. For maximum energy efficiency, a brain-like in-memory realization is desirable. The Heidelberg BrainScaleS platform is an example of a Neuromorphic architecture that combines true in-memory computing with hardware support for continuous local learning. For real-world applications as well as neuroscience, some minimum network sizes are required. To realize the necessary upscaling, BrainScaleS has invented Wafer Scale integration. For the future generations of BrainScaleS, this will not be feasible due to high mask-costs of modern semiconductor processes. This talk presents an alternate solution based on Chiplet technology. It introduces concepts that not only allow to scale BrainScaleS-based networks but will also provide a general platform for upscaling all kinds of neuromorphic technologies.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- Chiplets: The Future for Computing
- What's Next for Chiplets
- I/O for Chiplets
- Chiplets for generative AI
Latest Videos
- The European Chip Ecosystem
- Scaling up AI Compute, Memory and Connectivity
- CURIE: A Cycle-Accurate and Synthesizable UCIe Interface for the Agile Design and Co-Simulation of Chiplets
- Federated Chiplet Design and Simulation
- Custom HBM as a System: Co-designing the Base Die, Die to Die Power, and Package Thermals for AI Accelerators