Chiplets for Neuromorphic Computing
By Johannes Schemmel, Heidelberg University
Event-based neuromorphic computing is a promising technology for energy-efficient bio-inspired AI. It also enables continuous learning based on local learning algorithms. For maximum energy efficiency, a brain-like in-memory realization is desirable. The Heidelberg BrainScaleS platform is an example of a Neuromorphic architecture that combines true in-memory computing with hardware support for continuous local learning. For real-world applications as well as neuroscience, some minimum network sizes are required. To realize the necessary upscaling, BrainScaleS has invented Wafer Scale integration. For the future generations of BrainScaleS, this will not be feasible due to high mask-costs of modern semiconductor processes. This talk presents an alternate solution based on Chiplet technology. It introduces concepts that not only allow to scale BrainScaleS-based networks but will also provide a general platform for upscaling all kinds of neuromorphic technologies.
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Videos
- Chiplets: The Future for Computing
- What's Next for Chiplets
- I/O for Chiplets
- Chiplets for generative AI
Latest Videos
- 2026 Predictions from Alpahwave Semi, now part of Qualcomm
- Arm Viewpoints: Chiplets explained – the technology and economics behind the next wave of silicon innovation
- The State of Multi-Die: Insights and Customer Requirements
- Coding approaches for increasing reliability and energy efficiency of 3D technologies
- AI-Driven Thermal Prediction for Enhanced Reliability in 3D HBM Chiplets