Chiplets: Design, Test, & Manage Data
Nilesh Kamdar, General Manager at Keysight EDA, talks about these in his keynote presentations at the 2025 Chiplet Summit. He touches on simulation, interoperability testing and managing chiplet data.
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Videos
- How to Simulate Chiplets 3x Faster with Xcelium
- Cadence Chiplets Solutions: Helping you realize your chiplet ambitions
- Inside the AI Bottleneck: Data Movement, Chiplets, and System Scaling
- How Chiplets will Revolutionize the Electronic Design World
Latest Videos
- 2026 DRAM and Advanced Packaging Master Class
- Chiplets, RISC-V, and Europe's AI Silicon Ambition
- Driving the Future of Automotive Compute with UCIe
- A Physics-Informed Neural Network Surrogate for Runtime PDN and Dynamic Droop Prediction in 2.5-D Chiplet Integration
- A Chiplet Interface Model for System-Level PPA Exploration