Chiplets: Design, Test, & Manage Data
Nilesh Kamdar, General Manager at Keysight EDA, talks about these in his keynote presentations at the 2025 Chiplet Summit. He touches on simulation, interoperability testing and managing chiplet data.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- How to Simulate Chiplets 3x Faster with Xcelium
- Cadence Chiplets Solutions: Helping you realize your chiplet ambitions
- How Chiplets are Helping to Democratize Semiconductor Design with Mohit Gupta, CEO of TYLsemi
- Building Interoperable AI Systems with Chiplets Arm Neoverse and Cadence in an Open Ecosystem
Latest Videos
- Agile Silicon Will Open Chiplet Architectures Keep Pace with Fast-Evolving AI Dataflows
- One Abstraction, Many Transports: Push-Mode Communication from Chiplet to Rack
- Advancing Chiplet Flexibility Updates in 2.0 OCE Transaction and Link Layer Specification
- GTC '26 - Berlin | Long-running, multi-tool Fuse Agents for 3D IC workflows
- Securing the Open Chiplet Ecosystem Defining a Common Security Architecture for FCSA