Cache Coherency in Heterogeneous Systems
Why maintaining flexibility in coherency is essential in heterogeneous designs. Andy Nightingale, vice president of product management and marketing at Arteris, talks with Semiconductor Engineering about the need to build cache coherency into designs in a way that minimizes any loss in performance, while also maintaining flexibility to allow different processing elements to be prioritized as needed.
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Videos
- Data Routing In Heterogeneous Chip Designs
- Impact of Chiplets, Heterogeneous Integration and Modularity on AI and HPC systems
- Balaji Baktha, Paving the Road Ahead RISC V and Chiplet Technologies in Modern Automotive & More
- An EDA perspective on chips transforming into 3D systems
Latest Videos
- From Transistors to AI: The Chiplet Revolution with Ramune Nagisetty
- Scaling AI with Chiplets & CPO
- Open Interconnect Innovations: A Deep Dive into the UALink Chiplet Specification Tutorial
- From chips to silicon destiny: The next wave of 3D IC
- How Chiplets are Helping to Democratize Semiconductor Design with Mohit Gupta, CEO of TYLsemi