Cache Coherency in Heterogeneous Systems
Why maintaining flexibility in coherency is essential in heterogeneous designs. Andy Nightingale, vice president of product management and marketing at Arteris, talks with Semiconductor Engineering about the need to build cache coherency into designs in a way that minimizes any loss in performance, while also maintaining flexibility to allow different processing elements to be prioritized as needed.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- Data Routing In Heterogeneous Chip Designs
- Impact of Chiplets, Heterogeneous Integration and Modularity on AI and HPC systems
- Balaji Baktha, Paving the Road Ahead RISC V and Chiplet Technologies in Modern Automotive & More
- Chiplet Identity and Roots of Trust in FCSA Systems: An Architecture-Agnostic Security View
Latest Videos
- The European Chip Ecosystem
- Scaling up AI Compute, Memory and Connectivity
- CURIE: A Cycle-Accurate and Synthesizable UCIe Interface for the Agile Design and Co-Simulation of Chiplets
- Federated Chiplet Design and Simulation
- Custom HBM as a System: Co-designing the Base Die, Die to Die Power, and Package Thermals for AI Accelerators