Cache Coherency in Heterogeneous Systems
Why maintaining flexibility in coherency is essential in heterogeneous designs. Andy Nightingale, vice president of product management and marketing at Arteris, talks with Semiconductor Engineering about the need to build cache coherency into designs in a way that minimizes any loss in performance, while also maintaining flexibility to allow different processing elements to be prioritized as needed.
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Videos
- Data Routing In Heterogeneous Chip Designs
- Impact of Chiplets, Heterogeneous Integration and Modularity on AI and HPC systems
- Balaji Baktha, Paving the Road Ahead RISC V and Chiplet Technologies in Modern Automotive & More
- An EDA perspective on chips transforming into 3D systems
Latest Videos
- Beyond the data pipe: Why connectivity IP is now the system-critical layer in every 3D IC
- An Automated Interconnect Modeling Framework for Rapid Cryptolet Design Space Exploration
- DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation
- The Evolution Of UCIe
- Blueprint for AI Hardware But with Instructions: Pre-Validated Chiplet Building Blocks