Cache Coherency in Heterogeneous Systems
Why maintaining flexibility in coherency is essential in heterogeneous designs. Andy Nightingale, vice president of product management and marketing at Arteris, talks with Semiconductor Engineering about the need to build cache coherency into designs in a way that minimizes any loss in performance, while also maintaining flexibility to allow different processing elements to be prioritized as needed.
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Videos
- Data Routing In Heterogeneous Chip Designs
- Impact of Chiplets, Heterogeneous Integration and Modularity on AI and HPC systems
- Balaji Baktha, Paving the Road Ahead RISC V and Chiplet Technologies in Modern Automotive & More
- Heterogeneous 2.5/3D Chip Design Requires Integrated Tools
Latest Videos
- A Physics-Informed Neural Network Surrogate for Runtime PDN and Dynamic Droop Prediction in 2.5-D Chiplet Integration
- A Chiplet Interface Model for System-Level PPA Exploration
- Zero trust in silicon: The new security imperative for chiplet-based 3D ICs
- Beyond the data pipe: Why connectivity IP is now the system-critical layer in every 3D IC
- An Automated Interconnect Modeling Framework for Rapid Cryptolet Design Space Exploration