Multi-Die Systems Set the Stage for Innovation
Abhijeet Chakraborty, Vice President of Engineering at Synopsys, in his keynote at the 2024 Chiplet Summit, said that last year was an inflection point for multi-die systems. Companies, like Synopsys, are providing the tools to design chiplet-based solutions, which is one of the hotter multi-die packaging approaches now available from various fabs.
Related Chiplet
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
Related Videos
- Paving the way for the Chiplet Ecosystem
- Cadence & Samsung: Chiplet Ecosystem Innovation for Edge AI | CadenceLive 2026
- TSMC 3Dblox™: Unleashing 3D IC Innovations for the Next Generation of AI, HPC, Mobile and IoT
- From the Shadows to the Spotlight – Probe’s Role in Enabling Electronics Industry Innovation
Latest Videos
- A Chiplet Interface Model for System-Level PPA Exploration
- Zero trust in silicon: The new security imperative for chiplet-based 3D ICs
- Beyond the data pipe: Why connectivity IP is now the system-critical layer in every 3D IC
- An Automated Interconnect Modeling Framework for Rapid Cryptolet Design Space Exploration
- DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation