Breaking real world barriers for Open Chiplet Adoption
By Kash Johal CEO - YorChip
There is a concerted effort at OCP to breakthrough the barriers to an Open Chiplet Economy – from security, KGD/Testability, Chiplet System Manageability and Business group:
- Security: Discuss Caliptra and OCP effort – and ask what it takes to build a secure boot chiplet for Mass Adoption.
- KGD/Testability: Discuss current approaches and note new developments for BIST in Die and Packaged form to assign responsibility for bad die.
- Chiplet System Manageability – new group starting solving issues for Open Chiplet economy.
- Chiplet Business Group: Addressing efforts to ensure compliance and standardize on model availability for seamless adoption.
Related Chiplet
- High Performance Droplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
Related Videos
- Standards for Chiplet Design with 3DIC Packaging (Part 1)
- Standards for Chiplet Design with 3DIC Packaging - Part 2
- UCIe 2.0 Specification: Advancing an open ecosystem for on-package chiplet innovation
- Compression Enabled MRAM Memory Chiplet Subsystems for LLM Inference Accelerators
Latest Videos
- Coding approaches for increasing reliability and energy efficiency of 3D technologies
- AI-Driven Thermal Prediction for Enhanced Reliability in 3D HBM Chiplets
- Rearchitecting AI Infrastructure with General Purpose and Accelerator Chiplets
- UCIe Based Chiplet Ecosystem Interoperable Testbench for Multi Vendor IP Integration
- From ASIC Startups to Chiplets: Decades of Semiconductor Leadership and Innovation | Kash Johal