Breaking real world barriers for Open Chiplet Adoption
By Kash Johal CEO - YorChip
There is a concerted effort at OCP to breakthrough the barriers to an Open Chiplet Economy – from security, KGD/Testability, Chiplet System Manageability and Business group:
- Security: Discuss Caliptra and OCP effort – and ask what it takes to build a secure boot chiplet for Mass Adoption.
- KGD/Testability: Discuss current approaches and note new developments for BIST in Die and Packaged form to assign responsibility for bad die.
- Chiplet System Manageability – new group starting solving issues for Open Chiplet economy.
- Chiplet Business Group: Addressing efforts to ensure compliance and standardize on model availability for seamless adoption.
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Videos
- Standards for Chiplet Design with 3DIC Packaging (Part 1)
- Standards for Chiplet Design with 3DIC Packaging - Part 2
- UCIe 2.0 Specification: Advancing an open ecosystem for on-package chiplet innovation
- Compression Enabled MRAM Memory Chiplet Subsystems for LLM Inference Accelerators
Latest Videos
- Photonic Wire Bonding: Bridging the Gaps in Photonic Packaging
- Thermal Simulator for Advanced Packaging and Chiplet-Based Systems
- Cadence Chiplets Solutions: Helping you realize your chiplet ambitions
- 2.5 D Heterogeneous Chiplet Packaging Challenge
- 2026 Predictions from Alpahwave Semi, now part of Qualcomm