The Chiplet Problem No One Talks About
By Nandan Nayampally, Baya Systems
Baya Systems is building chiplet interconnect IP for the next generation of intelligent compute platforms. From multi-chip AI accelerators to scalable disaggregated SoCs, they’re solving the problem of data movement — the real bottleneck in AI.
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Videos
- Mick Posner talks about the importance of UCIe
- The Rise of the Chiplet
- Unleashing Chiplet potential with BoW - "The Knot That Ties Chiplets Together"
- Charting Architectural Innovation in the Chiplet Era with OCP's Cliff Grossner
Latest Videos
- A Chiplet Interface Model for System-Level PPA Exploration
- Zero trust in silicon: The new security imperative for chiplet-based 3D ICs
- Beyond the data pipe: Why connectivity IP is now the system-critical layer in every 3D IC
- An Automated Interconnect Modeling Framework for Rapid Cryptolet Design Space Exploration
- DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation