3D IC heterogeneous packaging
Victoria Martinez, Siemens EDA
As the demand for higher performance, lower power, and more complex systems grows, the semiconductor industry is shifting towards 3D IC and heterogeneous integration (HI) solutions to meet these challenges. These advanced architectures combine multiple dies, chiplets, and specialized accelerators into a single, scalable system.
In this video from DesignCon 2025, you’ll learn about what’s driving 3D IC and heterogeneous integration and how Innovator3D IC (i3D), our next-generation planning and verification platform, is revolutionizing the 3D IC design process.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- 3D IC Podcast | The future of 3D ICs: How advanced packaging is changing the industry
- TSMC 3Dblox™: Unleashing 3D IC Innovations for the Next Generation of AI, HPC, Mobile and IoT
- Multi-Chiplet Heterogeneous Integration Packaging for Semiconductor System
- Introducing the UCIe 2.0 Specification Supporting 3D Packaging and Manageability System Architecture
Latest Videos
- Agile Silicon Will Open Chiplet Architectures Keep Pace with Fast-Evolving AI Dataflows
- One Abstraction, Many Transports: Push-Mode Communication from Chiplet to Rack
- Advancing Chiplet Flexibility Updates in 2.0 OCE Transaction and Link Layer Specification
- GTC '26 - Berlin | Long-running, multi-tool Fuse Agents for 3D IC workflows
- Securing the Open Chiplet Ecosystem Defining a Common Security Architecture for FCSA