Why package lithography matters in heterogeneous chiplet integration
By Majeed Ahmad, EDN (December 13, 2023)
Digital lithography technology (DLT) is promising chipmakers to combine chips with submicron wiring on glass and other large substrates. And this maskless technology is at the center of a strategic partnership between Applied Materials and Ushio, aiming to accelerate the semiconductor industry’s transition to heterogeneous chiplet integration.
Applied Materials has been introducing materials, technologies, and systems that help chipmakers integrate chiplets into advanced 2.5D and 3D packages using hybrid bonding and through-silicon via (TSV) technologies. These initiatives complement heterogeneous integration (HI), which combines multiple chiplets in an advanced package with higher performance and bandwidth than a monolithic chip.
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Technical Papers
- High-Efficient and Fast-Response Thermal Management by Heterogeneous Integration of Diamond on Interposer-Based 2.5D Chiplets
- Advancing Trustworthiness in System-in-Package: A Novel Root-of-Trust Hardware Security Module for Heterogeneous Integration
- Complex Heterogeneous Integration Drives Innovation In Semiconductor Test
- Failure Analysis in Transition: An Industry Survey of Challenges, Priorities, and Standardization Needs in Advanced Packaging and Heterogeneous Integration
Latest Technical Papers
- Fengshui: Demystifying Chiplet Ecosystem and Bespoke Neural Network Accelerator Codesign
- Hardware Trojan Threats to Multi-Chiplet Photonic Neural Network Accelerators
- Mapping Dynamic, Hierarchical Quantum Circuits
- Chiplet-Based Techniques for Scalable and Memory-Aware Multiscalar Multiplication on Hardware Platforms
- A Time-Encoded Analog Photonic Interposer for Energy-Efficient Integration of Analog Vision Sensors and Analog Accelerators