Universal Chiplet Interconnect Express: An Open Industry Standard for Memory and Storage Applications
By Debendra Das Sharma (CXL Board Technical Task Force, Intel), Thomas Coughlin (Coughlin Associates)
Abstract
Continuing advances in computing will require chiplets connected by the Universal Chiplet Interconnect Express (UCIe) to create cost-effective high-performance customized applications and new memory hierarchies. The optical UCIe can expand this functionality to the pod and rack level.
There are many drivers for on-package integration of chiplets. Overcoming reticle limitations to deliver performance, functionality, and yield tradeoffs with larger dies is a primary reason why today volume CPUs and GPUs use chiplet-based solutions with proprietary scale-up interconnects. Chiplet approaches reduce the compromises required with monolithic designs. Lowering the overall portfolio cost with a time-to-market advantage is another motivation for deploying chiplets.
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Technical Papers
- On-Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low Power, High Bandwidth, Low Latency and Low Cost Approach
- Fast and Accurate Jitter Modeling for Statistical BER Analysis for Chiplet Interconnect and Beyond
- High-Bandwidth Chiplet Interconnects for Advanced Packaging Technologies in AI/ML Applications: Challenges and Solutions
- PICNIC: Silicon Photonic Interconnected Chiplets with Computational Network and In-memory Computing for LLM Inference Acceleration
Latest Technical Papers
- To Scale Up or To Scale Out: Evaluating Space-Time Costs of Compiled Logical Circuits on Modular Superconducting Quantum Processors
- HYDRA: A Heterogeneous Chiplet DSE Framework for Serving Dynamic Hybrid LLM Workloads
- Understanding and Profiling the Accelerator Chiplet Network Using PingPoint
- C2C-Explorer: An Exploration Framework for Chip-to-Chip Interconnect Architectures in LLM Cloud Computing Systems
- ReVolt: Power Delivery Network-Aware Voltage Droop Control for 2.5D PIM Chiplet Architectures