Universal Chiplet Interconnect Express: An Open Industry Standard for Memory and Storage Applications
By Debendra Das Sharma (CXL Board Technical Task Force, Intel), Thomas Coughlin (Coughlin Associates)
Abstract
Continuing advances in computing will require chiplets connected by the Universal Chiplet Interconnect Express (UCIe) to create cost-effective high-performance customized applications and new memory hierarchies. The optical UCIe can expand this functionality to the pod and rack level.
There are many drivers for on-package integration of chiplets. Overcoming reticle limitations to deliver performance, functionality, and yield tradeoffs with larger dies is a primary reason why today volume CPUs and GPUs use chiplet-based solutions with proprietary scale-up interconnects. Chiplet approaches reduce the compromises required with monolithic designs. Lowering the overall portfolio cost with a time-to-market advantage is another motivation for deploying chiplets.
To read the full article, click here
Related Chiplet
- High Performance Droplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
Related Technical Papers
- On-Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low Power, High Bandwidth, Low Latency and Low Cost Approach
- High-Bandwidth Chiplet Interconnects for Advanced Packaging Technologies in AI/ML Applications: Challenges and Solutions
- FoldedHexaTorus: An Inter-Chiplet Interconnect Topology for Chiplet-based Systems using Organic and Glass Substrates
- Fast and Accurate Jitter Modeling for Statistical BER Analysis for Chiplet Interconnect and Beyond
Latest Technical Papers
- Thermo-mechanical co-design of 2.5D flip-chip packages with silicon and glass interposers via finite element analysis and machine learning
- High-Efficient and Fast-Response Thermal Management by Heterogeneous Integration of Diamond on Interposer-Based 2.5D Chiplets
- HexaMesh: Scaling to Hundreds of Chiplets with an Optimized Chiplet Arrangement
- A physics-constrained and data-driven approach for thermal field inversion in chiplet-based packaging
- Probing the Nanoscale Onset of Plasticity in Electroplated Copper for Hybrid Bonding Structures via Multimodal Atomic Force Microscopy