The Signal-Integrity Control Strategy of a TSV Array for a Chiplet-Based System
By Bosen Wang 1,2, Hongjian Su 1,2,Shengqi Zhang 3, Di Li 1,2, Dongdong Chen 1,2, and Yintang Yang 1,2
1 Faculty of Integrated Circuit, Xidian University, Xi’an, China
2 The Shaanxi Key Laboratory of Integrated Circuits and System, Xi’an, China
3 School of Applied Science, Beijing Information Science & Technology University, Beijing, China

Abstract
In this research, a signal-integrity control strategy of a through-silicon via (TSV) array for a Chiplet-based system is developed, based on the backpropagation neural network (BP-NN) model and particle swarm optimization algorithm with linear decreasing inertia weight (PSO-LDIW). Based on the HFSS software, the simulation results of the TSV array are obtained. The irregular relationship between design parameters (TSV pitches, height of TSV, radius of TSV, thickness of oxide layer, and offset angle) and signal indexes (return loss, insertion loss, near-end, and far-end crosstalk) is established by the BP-NN model. Then, the design parameters of the TSV array are optimized by the PSO-LDIW algorithm to obtain the desired signal indexes. Based on the optimized design parameters, the effectiveness of the developed signal-integrity control strategy is verified by HFSS simulations. For the three verification cases, the relative errors between the BP-NN-predicted values and the corresponding HFSS simulation values range from 0.31% to 5.02%. The relative deviations of the HFSS results from the desired NEXT, FEXT, and return-loss targets are no greater than 5.72%, while the maximum absolute deviation from the desired insertion-loss target is 0.0160 dB. These results demonstrate the feasibility of the developed strategy for controlling the signal indexes of the TSV array in the tested cases.
Keywords: Chiplet-based system; signal integrity; through-silicon via array; neural network; particle swarm optimization algorithm
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Technical Papers
- CHICO-Agent: An LLM Agent for the Cross-layer Optimization of 2.5D and 3D Chiplet-based Systems
- CATCH: a Cost Analysis Tool for Co-optimization of chiplet-based Heterogeneous systems
- AuthenTree: A Scalable MPC-Based Distributed Trust Architecture for Chiplet-based Heterogeneous Systems
- CHIPSIM: A Co-Simulation Framework for Deep Learning on Chiplet-Based Systems
Latest Technical Papers
- DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation
- APEX: an Adaptive Photonic-Electronic Chiplet Interconnection Architecture for DNN Inference
- Formal Foundations for Known Good Reliable Die Screening in Chiplet-Based AI Systems-on-Chip
- Optimization of Test-Access Architectures and Test Scheduling for 2.5D/3D Integration
- Learning to Place Chiplets: A Multi-Objective Reinforcement Learning Approach