Learning to Place Chiplets: A Multi-Objective Reinforcement Learning Approach
By Richard Chang 1, Partha Pratim Kundu 1, Jun Liu 2, Dingjie Lu 2, Sezin Ata Kircali 1, Yubo Hou 1, Jie Wang 1, Gen Liang Lim 1, Sridhar Narayanaswamy 2, Rotaru Mihai Dragos 3, Rahul Dutta 3 and Ashish James 1
1 Institute for Infocomm Research, Singapore
2 Institute of High Performance Computing, Singapore
3 Institute of Microelectronics, Singapore

Abstract
As heterogeneous systems scale, traditional rule-based and stochastic methods used for chip placement face limitations in convergence, scalability, and thermal management. To address these challenges, we propose a reinforcement learning (RL) framework with multiobjective optimization, employing a customized reward shaping method to minimize interconnect wirelength and improve thermal distribution. We applied our approach to two generic use cases in 2.5D advanced packaging - a 4-chiplet RDL system and a multi-GPU system. Our results outperformed the state-of-the-art methods like Bayesian optimization (BO) by up to 40% in wirelength reduction with 4°C thermal improvements.
Keywords
Simulated annealing, Bayesian optimization, Multi-objective reinforcement learning, Advanced packaging
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Technical Papers
- TDPNavigator-Placer: Thermal- and Wirelength-Aware Chiplet Placement in 2.5D Systems Through Multi-Agent Reinforcement Learning
- Chiplet-Gym: Optimizing Chiplet-based AI Accelerator Design with Reinforcement Learning
- An Introduction to Direct RF Sampling in a World Evolving Towards Chiplets – Part 1
- Leveraging Modularity of Chiplets to Form a 4×4 Automotive FMCW-Radar in an eWLB-Package
Latest Technical Papers
- Formal Foundations for Known Good Reliable Die Screening in Chiplet-Based AI Systems-on-Chip
- Optimization of Test-Access Architectures and Test Scheduling for 2.5D/3D Integration
- Learning to Place Chiplets: A Multi-Objective Reinforcement Learning Approach
- ThAME: 3D Memory-Enabled Heterogeneous Accelerator for LLM Mixture of Experts
- Thermo-mechanical reliability evaluation and comparative fatigue assessment of 2.5D chiplet packages with viscoelastic C4 underfill