Speeding Down Memory Lane With Custom HBM
Integrating the functionality of the HBM base die into a logic die provides greater flexibility and additional control.
By Faisal Goriawalla, Synopsys
SemiEngineering | March 11, 2025
With the goal of increasing system performance per watt, the semiconductor industry is always seeking innovative solutions that go beyond the usual approaches of increasing memory capacity and data rates. Over the last decade, the High Bandwidth Memory (HBM) protocol has proven to be a popular choice for data center and high-performance computing (HPC) applications. Even more benefit can be realized as the industry moves toward custom HBM (cHBM), providing system on chip (SoC) designers with the flexibility and control to achieve greater performance or lower power and smaller area depending on their application.
Why HBM is winning
HBM is increasingly used in data centers for AI/ML and compute intensive workloads in demanding applications. Support from all three major vendors means that end customers can have true multi sourcing, although accelerated demand has put pressure on the supply chain. According to a recent Bloomberg Intelligence report, the HBM market is set to grow at an annual rate of 42% from US $4B (2023) to US $130B (2033), driven mainly by AI computing as workloads expand. HBM will occupy more than half of the total DRAM market by 2033.
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Technical Papers
- On-Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low Power, High Bandwidth, Low Latency and Low Cost Approach
- StreamDQ: Near-Memory Weight DeQuantization in Custom HBM for Scalable AI Inference Acceleration
- HALO: Memory-Centric Heterogeneous Accelerator with 2.5D Integration for Low-Batch LLM Inference
- Universal Chiplet Interconnect Express: An Open Industry Standard for Memory and Storage Applications
Latest Technical Papers
- APEX: an Adaptive Photonic-Electronic Chiplet Interconnection Architecture for DNN Inference
- Formal Foundations for Known Good Reliable Die Screening in Chiplet-Based AI Systems-on-Chip
- Optimization of Test-Access Architectures and Test Scheduling for 2.5D/3D Integration
- Learning to Place Chiplets: A Multi-Objective Reinforcement Learning Approach
- ThAME: 3D Memory-Enabled Heterogeneous Accelerator for LLM Mixture of Experts