REX: A Remote Execution Model for Continuos Scalability in Multi-Chiplet-Module GPUs
By Mario Ibáñez Bolado, Borja Perez Pavón, Jose Luis, Bosque Orero
Department of Computer Engineering and Electronics, Universidad de Cantabria, Spain

Abstract
Monolithic GPU architectures face growing limitations due to power density, yield issues, and manufacturing complexity, motivating a shift toward multi-chiplet designs. While promising, these architectures struggle with workloads exhibiting irregular memory access patterns, where static data placement is often insufficient. Though data locality can help, it does not adapt well to dynamic access behaviour, leading to performance degradation. This paper introduces REX, a runtime mechanism that migrates threads to the chiplet where their data resides, adapting dynamically to the generated memory access patterns with a fine granularity. By relocating computation instead of data, REX improves locality and minimises remote memory accesses, which are especially costly in multi-chiplet environments. As a result, it reduces inter-chiplet traffic and scales efficiently with the number of chiplets. On irregular workloads, the solution demonstrates consistent performance gains, averaging a 13% speedup, with improvements reaching up to 38%. Moreover, its scalability with chiplet count is particularly noteworthy, delivering a 25% average gain, and peaking at an impressive 84% in the most favourable scenarios.
Keywords: GPU, Multi-Chiplet, Multi-GPU, Parallel Programming, Thread Migration
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Technical Papers
- Leveraging Chiplet-Locality for Efficient Memory Mapping in Multi-Chip Module GPUs
- A physics-constrained and data-driven approach for thermal field inversion in chiplet-based packaging
- DS2SC-Agent: A Multi-Agent Automated Pipeline for Rapid Chiplet Model Generation
- A Comprehensive Design Framework for Vertical Power Delivery in High-Performance Computing
Latest Technical Papers
- StreamDQ: Near-Memory Weight DeQuantization in Custom HBM for Scalable AI Inference Acceleration
- HCRMap: Pressure-Aware Hot-Expert Residency Mapping for 3.5D MoE Chiplet Inference
- Chiplet3D: Pin- and Thermal-Aware 3D Chiplet Floorplanning via Convolution-Embedded MILP
- The Signal-Integrity Control Strategy of a TSV Array for a Chiplet-Based System
- ThermoDSE: A Thermal-Aware and Comprehensive Design Space Exploration for Chiplet-Based DNN Accelerators