In-SoIC ESD Protection for Chiplet-Based 3D Microsystems: Future Research Directions
By Xunyu Li, Runyu Miao, Zijian Yue and Albert Wang
Department of Electrical and Computer Engineering, University of California, Riverside, USA
Abstract
Heterogeneous integration opens a pathway to three-dimensional chiplet-based microsystem chips. Electrostatic discharge reliability is a major challenge to future smart chips featuring rich functionalities and ultra performance, utilizing advanced heterogeneous integration and packaging technologies. This paper discusses emerging challenges and future research directions in developing robust electrostatic discharge protection solutions for future systems-on-integrated-chiplets.
Keywords: electrostatic discharge; ESD protection; chiplet; SoIC; heterogeneous integration
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Technical Papers
- Towards efficient ESD protection strategies for advanced 3D systems-on-chip
- CHICO-Agent: An LLM Agent for the Cross-layer Optimization of 2.5D and 3D Chiplet-based Systems
- On hardware security and trust for chiplet-based 2.5D and 3D ICs: Challenges and Innovations
- Material-Mechanistic Interplay in SiCN Wafer Bonding for 3D Integration
Latest Technical Papers
- Understanding and Profiling the Accelerator Chiplet Network Using PingPoint
- C2C-Explorer: An Exploration Framework for Chip-to-Chip Interconnect Architectures in LLM Cloud Computing Systems
- ReVolt: Power Delivery Network-Aware Voltage Droop Control for 2.5D PIM Chiplet Architectures
- Innovative FA hardware solution to enable system-level debug of 3D ICs
- Hardware Design and Security in the Era of Chiplets and LLMs