Hybrid Bonding With Polymeric Interlayer Dielectric Layers Patterned by Nanoimprint Lithography
By Sungwoo Jeon; Sohwi Lee and Hyunsik Yoon
Seoul National University of Science and Technology, South Korea
Recent advancements in semiconductor technology have shifted the focus of innovation toward advanced packaging technologies featuring heterogeneous integration. Among these, hybrid bonding has garnered significant attention due to its potential for achieving higher integration density and reduced interconnect lengths. To alleviate thermal stress during high-temperature processes, polymeric interlayer dielectric (ILD) offers a promising solution owing to their compliant mechanical properties and strong bonding strength. In this work, we propose a simplified patterning method for polymeric dielectric layers based on thermal nanoimprint lithography (NIL). NIL enables the patterning of ILD layers using conventional polymers such as epoxy, as it does not require photoactive materials typically used in photolithography. In this study, a thermosetting epoxy resin based on diglycidyl ether of bisphenol A (DGEBA) was employed as the dielectric material. Using NIL followed by thermo-compression bonding, we achieved hybrid bonding with a 3μ m linewidth. The bonding strength of the Cu/epoxy interfaces was measured to lie between that of conventional Cu–Cu and epoxy–epoxy bonding, reflecting the dual contributions of metal diffusion and polymer crosslinking. These results demonstrate the feasibility of nanoimprint-based dielectric patterning for fine-pitch hybrid bonding and highlight its potential for high-density packaging and 3D integration, offering a viable alternative to traditional Through-Silicon Via (TSV)-based approaches.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Technical Papers
- Revamping the Semiconductor Industry with Hybrid Bonding
- Thermal Issues Related to Hybrid Bonding of 3D-Stacked High Bandwidth Memory: A Comprehensive Review
- Probing the Nanoscale Onset of Plasticity in Electroplated Copper for Hybrid Bonding Structures via Multimodal Atomic Force Microscopy
- AIG-CIM: A Scalable Chiplet Module with Tri-Gear Heterogeneous Compute-in-Memory for Diffusion Acceleration
Latest Technical Papers
- Advances in waveguide to waveguide couplers for 3D integrated photonic packaging
- Lifecycle Cost-Effectiveness Modeling for Redundancy-Enhanced Multi-Chiplet Architectures
- DISTIL: A Distributed Spiking Neural Network Accelerator on 2.5D Chiplet Systems
- Multi-Partner Project: COIN-3D -- Collaborative Innovation in 3D VLSI Reliability
- EOTPR Fine Pitch Probing for Die-to-Die Interconnect Failure Analysis