Enabling Innovative Multi-Vendor Chiplet-Based Designs
By Elad Alon, Blue Cheetah Analog Design
Semiengineering.com (September 26th, 2024)
What makes chiplets so attractive, and why they are essential for future designs.
Chiplets have emerged as a critical implementation paradigm for semiconductor products, primarily because they can deliver cost benefits relative to a non-chiplet-based approach.
The first, most well-proven, and obvious benefit of a chiplet-based approach is manufacturing cost. Manufacturing cost benefits are accrued either from the appropriate selection of chiplet die size, or by optimizing the technology node of the individual chiplets to best line up with the specific functionality/features they realize.
Note that die size selection doesn’t necessarily mean each chiplet is “small.” In some cases the chiplets are full reticles, but they are being stitched together on package and resulting in a more cost-effective solution than alternative approaches with the same net silicon area. In the case of node optimization, more peripheral or I/O functionality (e.g.) may be best implemented in more mature nodes where the performance is more than sufficient, but the cost is substantially lower than the latest cutting-edge node.
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Technical Papers
- Signal Integrity Challenges in Chiplet-Based Designs: Addressing Performance and Security
- Chiplet-Escape: An Efficient Obstacle-Avoiding Escape Routing Method for Die-to-Die Interconnections in Chiplet-Based Designs
- DCRA: A Distributed Chiplet-based Reconfigurable Architecture for Irregular Applications
- On hardware security and trust for chiplet-based 2.5D and 3D ICs: Challenges and Innovations
Latest Technical Papers
- DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation
- APEX: an Adaptive Photonic-Electronic Chiplet Interconnection Architecture for DNN Inference
- Formal Foundations for Known Good Reliable Die Screening in Chiplet-Based AI Systems-on-Chip
- Optimization of Test-Access Architectures and Test Scheduling for 2.5D/3D Integration
- Learning to Place Chiplets: A Multi-Objective Reinforcement Learning Approach