LaZagna: An Open-Source Framework for Flexible 3D FPGA Architectural Exploration
By Ismael Youssef, Hang Yang, Cong Hao (Georgia Institute of Technology)

Abstract
While 3D IC technology has been extensively explored for ASICs, their application to FPGAs remains limited. Existing studies on 3D FPGAs are often constrained to fixed prototypes, narrow architectural templates, and simulation-only evaluations. In this work, we present LaZagna, the first open-source framework for automated, end-to-end 3D FPGA architecture generation and evaluation. LaZagna supports high-level architectural specification, synthesizable RTL generation, and bitstream production, enabling comprehensive validation of 3D FPGA designs beyond simulation. It significantly broadens the design space compared to prior work by introducing customizable vertical interconnect patterns, novel 3D switch block designs, and support for heterogeneous logic layers. The framework also incorporates practical design constraints such as inter-layer via density and vertical interconnect delay. We demonstrate the capabilities of LaZagna by generating synthesizable RTL that can be taken through full physical design flows for fabric generation, along with functionally correct bitstreams. Furthermore, we conduct five case studies that explore various architectural parameters and evaluate their impact on wirelength, critical path delay, and routing runtime. These studies showcase the framework's scalability, flexibility, and effectiveness in guiding future 3D FPGA architectural and packaging decisions. LaZagna is fully open-source and available on GitHub.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Technical Papers
- RapidChiplet: A Toolchain for Rapid Design Space Exploration of Chiplet Architectures
- Reliability challenges in 3D IC semiconductor design
- REFRESH FPGAs: Sustainable FPGA Chiplet Architectures
- On hardware security and trust for chiplet-based 2.5D and 3D ICs: Challenges and Innovations
Latest Technical Papers
- Scope: A Scalable Merged Pipeline Framework for Multi-Chip-Module NN Accelerators
- Scaling Routers with In-Package Optics and High-Bandwidth Memories
- TDPNavigator-Placer: Thermal- and Wirelength-Aware Chiplet Placement in 2.5D Systems Through Multi-Agent Reinforcement Learning
- Towards Scalable Multi-Chip Wireless Networks with Near-Field Time Reversal
- Hybrid surface pre-treatments for enhancing copper-to-copper direct bonding