Ready to Level-up your SOC/Chiplet Design? : Optimizing the IP-driven Approach
By Prathna Sekar, Keysight Design Software
Keysight’s IP and Data Management group talks about using its solutions to optimize SOC and chiplet design methodologies with IP-driven development.
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- Thermal Comparison between Monolithic and Chiplet ASIC Design
- How Chiplets will Revolutionize the Electronic Design World
- Multi-Die Systems Set the Stage for Innovation
- Paving the way for the Chiplet Ecosystem
Latest Videos
- Accelerate 3D IC designs with Innovator3D IC
- On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach
- Breaking down 50 million pins: A smarter way to design 3D IC packages
- Optimizing Data Movement in SoCs and Advanced Packages
- Cache Coherency in Heterogeneous Systems