How to Simulate Chiplets 3x Faster with Xcelium
Chiplet-based designs are powerful, but testing them can be painfully slow. In this whiteboard video, we explain how Cadence’s Xcelium Distributed Simulation App helps engineers run multi-die simulations up to three times faster. Join our Industry expert from Samsung Semiconductor Research India, who breaks down the chiplet complexity into simple vocabulary and helps understand the aspects of multi-die simulations.
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- Getting Moore with Less: How Chiplets and Open Interconnect Accelerate Cloud-Optimized AI Silicon
- Unleashing Chiplet potential with BoW - "The Knot That Ties Chiplets Together"
- Rapid Innovation with Chiplets and FPGAs
- How Chiplets will Revolutionize the Electronic Design World
Latest Videos
- Breaking real world barriers for Open Chiplet Adoption
- Chiplet Package that Balances High Performance and Low Power Consumption
- The Architecture of "Open" Intelligence
- OCP Summit 2025: Eddie Ramirez, Arm on Leveraging Chiplets For AI Infra
- Standardizing the Chiplet Era: Inside Look at Arm's Chiplet Ecosystem