D2D Chiplet Based SiP Testing Challenges and Solutions
By Mike Bartley, Alpinum and Boon Chong Intel
Chiplets are a new way to build System-in-Packages (SiPs) that can both improve yields and reduce costs. SiPs partition the system into discrete chiplets- assembles them within a package- and connect them using a standardized interface. This helps designers to meet performance- efficiency- power- size- cost- and quality (DPPM - Defective Parts Per Million) challenges in markets such as Automotive- 5/6G- VR- AI- and data centers. However- one bad die in a multi-die package can fail the whole SiP. The chiplet integration also requires testing and should enable a re-test of each chiplet in the SiP. This presentation focuses on achieving all this- starting with a problem statement to set the context.
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- D2D Chiplet Based SiP Testing Challenges and Solutions
- Unpacking 3D IC microarchitecture: Challenges, solutions, and the future of chiplet design
- Chiplet based Reconfigurable OCP Accelerator Module (OAM) architecture and platform
- Challenges and Opportunities in Chiplet Standardization
Latest Videos
- Chiplet Quilting for the Age of Inference
- DreamBig Semiconductor's Journey From Seed to Series B Funding for Their Multi-Die AI Chiplet
- Scaling a chiplet-based quantum processor toward fault-tolerance
- Splitting the Die A Modular Approach to Chiplet Design and Verification
- OCE Transaction and Link Layer Specification 1.2 Update