Tenstorrent Selects Blue Cheetah Chiplet Interconnect IP For Its AI and RISC-V Solutions
SUNNYVALE, Calif., Feb. 6, 2024 -- Tenstorrent and Blue Cheetah Analog Design today announced that Tenstorrent has licensed Blue Cheetah's die-to-die interconnect IP for its AI and RISC-V chiplet solutions. By selecting Blue Cheetah, Tenstorrent aims to accelerate its own as well as its customers' and partners' development of chiplet-based AI and RISC-V solutions.
"Blue Cheetah is unique in its ability to provide customizable standards-based die-to-die interconnect solutions that support the full range of capabilities and process technologies we, our partners, and our customers need." ~Jim Keller, CEO of Tenstorrent
"Blue Cheetah is unique in its ability to provide customizable standards-based die-to-die interconnect solutions that support the full range of capabilities and process technologies we, our partners, and our customers need," said Jim Keller, CEO of Tenstorrent. "Partnering with Blue Cheetah enables us to foster a chiplet-based ecosystem ready for both current and future system designs."
Blue Cheetah currently provides its chiplet interconnect IP solutions in 4 nm, 5nm, 7nm, 12nm, and 16nm process technologies. Its customizable die-to-die interconnect solutions enable customers to create leading products using chiplets optimized for a wide variety of end markets, achieving more cost-effective scaling and greater IP reuse.
"Tenstorrent delivers highly customized, high-performance AI and RISC-V chiplet solutions tailored to specific workloads and applications," said Elad Alon, CEO of Blue Cheetah. "Customizable die-to-die interfaces are an essential component of these solutions and enable developers to create cost-effective multi-chip designs that deliver powerful performance and next-level energy efficiency."
Blue Cheetah's BlueLynx D2D interconnect subsystem IP provides physical (PHY) and link layer chiplet interfaces and supports both Open Compute Project (OCP) Bunch of Wires (BoW) as well as Universal Chiplet Interconnect Express (UCIe). BlueLynx connects to on-die buses/Networks-on-Chip (NoCs) with a wide variety of standards, including AMBA® 4 CHI, AXI, ACE, and more.
About Blue Cheetah Analog Design
Blue Cheetah provides rapidly customizable standards-based die-to-die interconnect solutions for chiplets. Its state-of-the-art semiconductor IP solutions are process-adaptable and customizable to achieve industry-leading power, performance, and area for high-performance computing, AI/ML, networking, mobile, and many other applications. The company's BlueLynx platform provides chip makers the fastest, lowest-risk path to application-optimized chiplet interconnect solutions. Blue Cheetah was founded in 2018 and is headquartered in Sunnyvale, California. Visit https://www.bcanalog.com/.
About Tenstorrent
Tenstorrent is a next-generation computing company that builds computers for AI. Headquartered in the U.S. with offices in Austin, Texas, and Silicon Valley, and global offices in Toronto, Belgrade, Seoul, Tokyo, and Bangalore, Tenstorrent brings together experts in the field of computer architecture, ASIC and chiplet design, RISC-V CPU IP, and neural network compilers. Tenstorrent is backed by Fidelity, Hyundai Motor Group, Eclipse Ventures, Real Ventures, Archerman Capital, and Samsung Catalyst Fund among others.
For more information on Tenstorrent visit www.tenstorrent.com
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Baya Systems and Blue Cheetah Partner to Deliver Chiplet Interconnect Solutions
- Tenstorrent RISC-V and Chiplet Technology Selected to Build the Future of AI in Japan
- Tenstorrent Partners with LG to Build AI and RISC-V Chiplets for Smart TVs of the Future
- Avicena Announces Scalable Sub-pJ/bit LightBundle™ Chiplet Interconnect with 10m Reach
Latest News
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- Silicon Box welcomes European Commission approval of €1.3 billion Italian State aid measure to support new advanced packaging facility in Novara
- Fraunhofer IMS Takes a Key Role in Establishing the APECS Pilot Line
- EdgeCortix Joins AI-RAN Alliance to Accelerate the Integration of AI and Next-gen RAN Infrastructure
- Cadence Rolls Out System Chiplet to Reorganize the SoC