Strategies devised to shift-left verification of Chiplet Disaggregation Design
By Rahul Anil Kulkarni and Partheeben Patel, Intel
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Videos
- Splitting the Die A Modular Approach to Chiplet Design and Verification
- Why chiplet will transform the semiconductor ecosystem from design to packaging?
- The Evolution of Chiplet Interconnects
- Optimizing Chiplet architectures of RISC-V clusters, GPU and DNN using System-Level IP
Latest Videos
- 2026 DRAM and Advanced Packaging Master Class
- Chiplets, RISC-V, and Europe's AI Silicon Ambition
- Driving the Future of Automotive Compute with UCIe
- A Physics-Informed Neural Network Surrogate for Runtime PDN and Dynamic Droop Prediction in 2.5-D Chiplet Integration
- A Chiplet Interface Model for System-Level PPA Exploration