The Rise of The Hublet™ & FPGA Chiplets
This webinar details how the Primemas Hub Chiplet (Hublet™) is revolutionizing SoC design, providing scalable, modular platforms tailored for accelerators and CXL memory solutions. By integrating Achronix Speedcore™ IP within Primemas’ FPGA chiplets, engineers gain unparalleled flexibility to quickly reprogram hardware for performance demanding applications in just hours. With die-to-die IP support from Blue Cheetah, this innovative architecture drastically reduces time-to-market while enhancing scalability.
Moderator:
- Clive "Max" Maxfield
Panelists:
- Il (Will) Park, Primemas
- Nick Ilyadis, Achronix
- Elad Alon, Blue Cheetah
Related Chiplet
Related Videos
- Chiplet Past, Present, And Future Problems
- Exploring the Advancement of Chiplet Technology and the Ecosystem
- Chiplet based Reconfigurable OCP Accelerator Module (OAM) architecture and platform
- Why chiplet will transform the semiconductor ecosystem from design to packaging?
Latest Videos
- Agile Silicon Will Open Chiplet Architectures Keep Pace with Fast-Evolving AI Dataflows
- One Abstraction, Many Transports: Push-Mode Communication from Chiplet to Rack
- Advancing Chiplet Flexibility Updates in 2.0 OCE Transaction and Link Layer Specification
- GTC '26 - Berlin | Long-running, multi-tool Fuse Agents for 3D IC workflows
- Securing the Open Chiplet Ecosystem Defining a Common Security Architecture for FCSA