The Rise of The Hublet™ & FPGA Chiplets
This webinar details how the Primemas Hub Chiplet (Hublet™) is revolutionizing SoC design, providing scalable, modular platforms tailored for accelerators and CXL memory solutions. By integrating Achronix Speedcore™ IP within Primemas’ FPGA chiplets, engineers gain unparalleled flexibility to quickly reprogram hardware for performance demanding applications in just hours. With die-to-die IP support from Blue Cheetah, this innovative architecture drastically reduces time-to-market while enhancing scalability.
Moderator:
- Clive "Max" Maxfield
Panelists:
- Il (Will) Park, Primemas
- Nick Ilyadis, Achronix
- Elad Alon, Blue Cheetah
Related Chiplet
Related Videos
- Chiplet Architecture for Next Gen Infrastructure
- Charting Architectural Innovation in the Chiplet Era with OCP's Cliff Grossner
- Advancing the Open Chiplet Economy
- Keysight UCIe Chiplet PHY Designer Demo
Latest Videos
- From Transistors to AI: The Chiplet Revolution with Ramune Nagisetty
- Scaling AI with Chiplets & CPO
- Open Interconnect Innovations: A Deep Dive into the UALink Chiplet Specification Tutorial
- From chips to silicon destiny: The next wave of 3D IC
- How Chiplets are Helping to Democratize Semiconductor Design with Mohit Gupta, CEO of TYLsemi