From Internal Designs to Open Chiplet Economy: Discussion on How to Create Open, Democratized Access to Chiplet Technology
Generally available chiplets in an Open Marketplace promise to speed up semiconductor system design and lower development costs. They can be seen as the best of soft-IP and individually packaged chips, giving you the breadth of specific functionality of IP and the well-defined form factor and known-good parts of the latter. However, there are a plethora of challenges before we can get to this end-state of an open chiplet marketplace that everybody is hoping for, ranging from missing standards to partially unclear value propositions. In this panel, we will discuss these challenges and tabulate progress with a group of experts in the field.
Moderator:
- Raghu Shankar
Panelists:
- Arvind Kumar (Principal Researcher) - IBM Research
- Clint Walker - Alphawave Semi
- Nilesh Shah (Vp Business Development) - Zeropoint Technologies
- Raj Uppala (Sr Director - Marketing & Partnerships) - Rambus
- Jack Guedj (President & Ceo) - Numem
Related Chiplet
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
Related Videos
- Advancing the Open Chiplet Economy
- Enabling the Open Chiplet Economy: 3D IC Design Kits (3DK) in Action
- Enabling an Open Chiplet Ecosystem with UCIe
- Standards for Chiplet Design with 3DIC Packaging (Part 1)
Latest Videos
- Zero trust in silicon: The new security imperative for chiplet-based 3D ICs
- Beyond the data pipe: Why connectivity IP is now the system-critical layer in every 3D IC
- An Automated Interconnect Modeling Framework for Rapid Cryptolet Design Space Exploration
- DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation
- The Evolution Of UCIe