From Internal Designs to Open Chiplet Economy: Discussion on How to Create Open, Democratized Access to Chiplet Technology
Generally available chiplets in an Open Marketplace promise to speed up semiconductor system design and lower development costs. They can be seen as the best of soft-IP and individually packaged chips, giving you the breadth of specific functionality of IP and the well-defined form factor and known-good parts of the latter. However, there are a plethora of challenges before we can get to this end-state of an open chiplet marketplace that everybody is hoping for, ranging from missing standards to partially unclear value propositions. In this panel, we will discuss these challenges and tabulate progress with a group of experts in the field.
Moderator:
- Raghu Shankar
Panelists:
- Arvind Kumar (Principal Researcher) - IBM Research
- Clint Walker - Alphawave Semi
- Nilesh Shah (Vp Business Development) - Zeropoint Technologies
- Raj Uppala (Sr Director - Marketing & Partnerships) - Rambus
- Jack Guedj (President & Ceo) - Numem
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- Enabling the Open Chiplet Economy: 3D IC Design Kits (3DK) in Action
- The Open Chiplet Economy: Progress, Challenges, and the Road Ahead
- Advancing the Open Chiplet Economy
- Enabling an Open Chiplet Ecosystem with UCIe
Latest Videos
- The European Chip Ecosystem
- Scaling up AI Compute, Memory and Connectivity
- CURIE: A Cycle-Accurate and Synthesizable UCIe Interface for the Agile Design and Co-Simulation of Chiplets
- Federated Chiplet Design and Simulation
- Custom HBM as a System: Co-designing the Base Die, Die to Die Power, and Package Thermals for AI Accelerators