Exploring CXL Memory Disaggregation: Use Cases and System Benefits
By Jungmin Choi, Memory System Architect, SK hynix and Myoungseo (Matthew) Kim, Director, Systems and Computer Architect, SK hynix
In this session, we dive into powerful use cases for DCD (Dynamic Capacity Device) based memory pooling and sharing specified in CXL 3.1 that can reduce costs from a datacenter operations perspective. Each host connected to the memory pool can manage resources flexibly through dynamic memory allocation. We also address use cases for system benefits, such as optimal memory tiering and data placement that each host can achieve through telemetry including hotness tracking provided by the device. Regarding memory sharing, we analyze the characteristics of HPC/AI workloads and explore performance improvement through control and data path optimization between hosts. Specifically, we focus on distributed computing frameworks such as Spark and Ray, which suffer from heavy network traffic and memory duplication due to data object sharing. Through HW/SW system implementation and concrete performance studies, we provide insight into CXL memory pooling and sharing within a multi-host environment.
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Videos
- Exploring the Advancement of Chiplet Technology and the Ecosystem
- Chiplet-Based Compressed LLC Cache & Memory Expansion
- Exploring the Advancement of Chiplet Technology and the Ecosystem
- Exploring the Latest in IO Chiplets with Alphawave Semi
Latest Videos
- Advancing 3DIC Technologies to Propel AI Innovations
- Building Real Confidence in Chiplet Stacks with Evelyn Landman of proteanTecs
- Advanced Packaging: Enabling AI at Scale
- Accelerating Chiplet Design with OCP Standards Compliant Chiplet Framework and Automation
- Chiplet Identity and Roots of Trust in FCSA Systems: An Architecture-Agnostic Security View